

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

SH7080/SH7146/SH7125/SH7200 Series

Activating the A/D Converter Using Compare-Match on MTU2 Channel 0

Introduction

This application note discusses activating the A/D converter by using compare match with TGRE_0 on channel 0 (ch0) of the MTU2. This function enables A/D conversion at the desired timing while, for instance, a PWM waveform is output.

Target Device

- Microcomputer: SH7085 (R5F7085)
- Operating frequency: Internal clock 80 MHz
Bus clock 40 MHz
Peripheral clock 40 MHz
MTU2 clock 40 MHz
MTU2S clock 80 MHz
- C compiler: Ver. 7.1.04 of Renesas C compiler

Contents

1. Specifications	2
2. Description of Functions	3
3. Description of Operation	5
4. Description of Software	6
5. Flowchart.....	12
6. Website and Customer Support Center	14

1. Specifications

In this task sample, channel 0 (ch0) of MTU2 is used to activate the A/D converter and performs A/D conversion of the voltage applied to the AN0 pin. The specifications for this sample task are as shown below.

- MTU2 ch0 operates in PWM mode 1 and outputs PWM waveforms from the TIOC0A pin.
- MTU2 ch0 activates the A/D converter by compare match with TGRE_0.
- The result of A/D conversion is stored to on-chip RAM.
- The A/D converter operates in single mode.
- When A/D conversion has been performed three times, the timer counter of MTU2 ch0 stops counting.




Figure 1 Block Diagram of A/D Conversion Controlled by MTU2




Figure 2 Storing A/D Converted Data to On-chip RAM

2. Description of Functions

In this sample task, the A/D converter is activated by compare match on MTU2 ch0.

2.1 MTU2 (Multi-Function Timer Pulse Unit 2)

Channel 0 of the MTU2 is used in PWM mode 1. Figure 3 shows a block diagram of MTU2 ch0 and its registers are described below.




Figure 3 Block Diagram of MTU2 ch0

- The timer general register A_0 (TGRA_0) operates as a compare register. The period of PWM waveform is set in TGRA_0.
- The timer general register B_0 (TGRB_0) operates as a compare register. The duty cycle of PWM waveform is set in TGRB_0.
- The timer general register E_0 (TGRE_0) operates as a compare register. The timing of A/D conversion is set in TGRE_0.
- The timer counter_0 (TCNT_0) is a 16-bit readable/writable counter. TCNT_0 is cleared on compare match with TGRA_0.
- The timer I/O control register H_0 (TIORH_0) is an 8-bit readable/writable register that specifies the functions of TGRA_0 and TGRB_0 and the output level of the TIOC0A pin.
- The timer interrupt enable register_0 (TIER_0) is an 8-bit readable/writable register that enables or disables interrupt requests.
- The timer interrupt enable register 2_0 (TIER2_0) is an 8-bit readable/writable register that enables or disables interrupt requests related to TGRE_0 and TGRF_0 and activation of the A/D converter using TGRE_0.

2.2 A/D Converter

In this sample task, the A/D module 0 is activated by the A/D conversion trigger generated by the MTU2, and performs A/D conversion in single mode. Figure 4 shows a block diagram of the A/D 0 module, with a description of the functions noted below.




Figure 4 Block Diagram of A/D Module 0

- The A/D data register 0 (ADDR0) is a 16-bit read only register that is used to store the A/D-converted result of the data input from the analog input channel (AN0). The converted data is stored to the upper 10 bits (bits 15 to 6), and the lower 6 bits are always 0.
- The A/D control/status register_0 (ADCSR_0) controls A/D conversion operation.
- The A/D trigger select register_0 (ADTSR_0) selects an external trigger to start A/D conversion.

3. Description of Operation

Figure 5 illustrates the operation of this sample task, and table 1 describes the operation in terms of software and hardware processing.




Figure 5 Principles of Operation

Table 1 Software and Hardware Processing

Software Processing	Hardware Processing
Processing 1 —	Activate the A/D converter on compare-match between TCNT_0 and TGRE_0. (Start A/D conversion.)
Processing 2 <ul style="list-style-type: none"> Clear the ADF flag at an A/D conversion end interrupt. Store the result of A/D conversion to on-chip RAM. 	<ul style="list-style-type: none"> Set the ADF flag to 1 on completion of A/D conversion. Generate an A/D conversion end interrupt.
Processing 3 —	Output a high level from the TIOC0A pin on compare-match between TCNT_0 and TGRB_0.
Processing 4 <ul style="list-style-type: none"> Clear the TGFA_0 flag at a TGRA_0 compare-match interrupt. Update the duty cycle (TGRB_0) and A/D conversion timing (TGRE_0). 	<ul style="list-style-type: none"> Output a low level from TIOC0A pin on compare-match between TCNT_0 and TGRA_0. Clear TCNT_0. Generate a TGRA_0 compare-match interrupt.
Processing 5 Clear the CTS0 bit in the TSTR register.	Stop the timer counter of MTU2 ch0.

4. Description of Software

4.1 Modules

Table 2 describes the modules of this sample task.

Table 2 Description of Modules

Module Name	Label Name	Functions
Main routine	main0	Makes initial settings of the MTU2 and A/D converter and starts the timer counter.
TGRA_0 interrupt routine	int_tgia0()	Updates the duty cycle and period of A/D converter activation.
A/D conversion end interrupt routine	int_ad0()	Stores the result of A/D conversion to on-chip RAM and stops the timer counter.

4.2 Internal Registers

Table 3 shows the registers used in this sample task. Note that the settings in the tables are the values used in this sample task, and are different from their initial values.

Table 3 Description of Internal Registers

Register	Bit	Bit Name	Function	Setting
FRQCR			Frequency Control Register Specifies the ratios for dividing the output frequency of the PLL circuit to generate operating clocks. FRQCR = H'0241 sets the division ratios as follows. Internal clock: ×1 Bus clock: ×1/2 Peripheral clock: ×1/2 MTU2S clock: ×1 MTU2 clock: ×1/2	H'0241
STBCR4	6	MSTP22	Module Stop 22 Clock is supplied to MTU2 when MSTP22 = b'0.	0
	0	MSTP16	Module Stop 16 Clock is supplied to AD_0 when MSTP16 = b'0.	0
PECRL1			Port E Control Register L3	H'0001
	15	—	Reserved	0
	14	PE3MD2	PE3 Mode	0
	13	PE3MD1	Selects PE3 (general I/O) as the pin function when	0
	12	PE3MD0	PE3MD2 to PE3MD0 = b'000.	0
	11	—	Reserved	0
	10	PE2MD2	PE2 Mode	0
	9	PE2MD1	Selects PE2 (general I/O) as the pin function when	0
8	PE2MD0	PE2MD2 to PE2MD0 = b'000.	0	

Register	Bit	Bit Name	Function	Setting
PECRL1	7	—	Reserved	0
	6	PE1MD2	PE1 Mode	0
	5	PE1MD1	Selects PE1 (general I/O) as the pin function when	0
	4	PE1MD0	PE1MD2 to PE1MD0 = b'000.	0
	3	—	Reserved	0
	2	PE0MD2	PE0 Mode	0
	1	PE0MD1	Selects TIOC0A as the pin function when PE0MD2 to	0
	0	PE0MD0	PE0MD0 = b'001.	1
PEIORL	Port E I/O Register L			H'0001
	0	PE0IOR	Sets the PE0 (TIOC0A) pin to function as an output pin when PE0IOR = b'1.	1
IPRD	Interrupt Priority Register D Sets the TGIA_0 interrupt level of the MTU2 to 10. the interrupt level of TGIA_0 to 10.			H'A000
IPRK	Interrupt Priority Register K Sets the ADI_0 interrupt level of the A/D converter to 10.			H'A000
ADCSR_0	A/D Control/Status Register_0			H'5880
	15	ADF	A/D End Flag	0
	14	ADIE	A/D Interrupt Enable Enables ADI interrupts when ADIE = b'1.	1
	13	—	Reserved	0
	12	OPON	Operational Amplifier ON Enables the operational amplifier when OPON = b'1.	1
	11	TRGE	Trigger Enable Specifies to start A/D conversion by an external trigger or MTU2 (MTU2S) trigger when TRGE = b'1.	1
	10	—	Reserved	0
	9	CONADF	ADF Control The setting of this bit is invalid because single mode is used in this sample task.	0
	8	STC	State Control Sets the A/D conversion time to 50 states when STC = b'0.	0
	7	CKSL1	Clock Select 1,0	1
	6	CKSL0	Selects P ϕ /2 as the clock for A/D conversion when CKSL1 and CKSL0 = b'10.	0
	5	ADM1	A/D Mode 1,0	0
	4	ADM0	Selects single mode operation when ADM1 and ADM0 = b'00.	0
	3	ADCS	A/D Continuous Scan Specifies single-cycle scanning when ADCS = b'0.	0
	2	CH2	Channel Select 2,1,0	0
1	CH1	Selects AN0 as the analog input channel for A/D	0	
0	CH0	conversion when CH2 to CH0 = b'000.	0	

Register	Bit	Bit Name	Function	Setting
ADTSR_0			A/D Trigger Select Register_0 Selects compare match (TRG0N) on MTU2 ch0 as the A/D conversion trigger for A/D module 0.	H'0002
TCR_0			Timer Control Register_0	H'21
	7	CCLR2	Counter Clear 2, 1, 0	0
	6	CCLR1	When CCLR2 to CCLR0 = b'001, TCNT_0 is cleared on compare match with TGRA_0.	0
	5	CCLR0		1
	4	CKEG1	Clock Edge 1, 0	0
	3	CKEG0	When CKEG1 and CKEG0 = b'00, TCNT_0 counts rising edges of the internal clock.	0
	2	TPSC2	Timer Prescaler	0
	1	TPSC1	When TPSC2 to TPSC0 = b'001, the clock source for TCNT_0 is MP ϕ /4.	0
	0	TPSC0		1
TMDR_0			Timer Mode Register_0	H'02
	7	—	Reserved	0
	6	BFE	Buffer Operation E Selects normal operation of TGRE_0 and TGRF_0 when BFE = b'0.	0
	5	BFB	Buffer Operation B Selects normal operation of TGRB_0 and TGRD_0 when BFB = b'0.	0
	4	BFA	Buffer Operation A Selects normal operation of TGRA_0 and TGRC_0 when BFA = b'0.	0
	3	MD3	Mode 3, 2, 1, 0	0
	2	MD2	The timer operates in PWM mode 1 when MD3 to MD0 = b'0010.	0
	1	MD1		1
	0	MD0		0
TIORH_0			Timer I/O Control Register	H'21
	7	IOB3	I/O Control B3 to B0	0
	6	IOB2	When IOB3 to IOB0 = b'0010, the TIOC0A pin outputs 1 on compare match with TGRB_0 and its initial output is 0.	0
	5	IOB1		1
	4	IOB0		0
	3	IOA3	I/O Control A3 to A0	0
	2	IOA2	When IOA3 to IOA0 = b'0001, the TIOC0A pin outputs 0 on compare match with TGRA_0 and its initial output is 0.	0
	1	IOA1		0
	0	IOA0		1

Register	Bit	Bit Name	Function	Setting
TIER_0			Timer Interrupt Enable Register_0	H'01
	7	TTGE	A/D Conversion Start Request Enable Disables generation of A/D conversion start requests by compare match with TGRA_0 when TTGE = b'0.	0
	6	—	Reserved	0
	5	—	Reserved	0
	4	TCIEV	Overflow Interrupt Enable Disables interrupt requests by TCFV when TCIEV = b'0.	0
	3	TGIED	TGR Interrupt Enable D Disables interrupt requests by the TGFD bit when TGIED = b'0.	0
	2	TGIEC	TGR Interrupt Enable C Disables interrupt requests by the TGFC bit when TGIEC = b'0.	0
	1	TGIEB	TGR Interrupt Enable B Disables interrupt requests by the TGFB bit when TGIEB = b'0.	0
0	TGIEA	TGR Interrupt Enable A Enables interrupt requests by the TGFA bit when TGIEA = b'1.	1	
TIER2_0			Timer Interrupt Enable Register 2_0	H'80
	7	TTGE2	A/D Conversion Start Request Enable 2 Enables generation of A/D conversion start requests by compare match with TGRE_0 when TTGE2 = b'1.	1
	6	—	Reserved	0
	5	—		0
	4	—		0
	3	—		0
	2	—		0
	1	TGIEF	TGR Interrupt Enable F Disables interrupt requests by the TGFF bit when TGIEF = b'0.	0
0	TGIEE	TGR Interrupt Enable E Disables interrupt requests by the TGFE bit when TGIEE = b'0.	0	
TGRA_0			Timer General Register A_0 On compare match between TCNT_0 and TGRA_0, the counter (TCNT_0) is cleared and 0 is output from the TIOC0A pin. The period of PWM waveform is set in this register.	Pul_cyc
TGRB_0			Timer General Register B_0 On compare match between TCNT_0 and TGRB_0, 1 is output from the TIOC0A pin. The duty cycle of PWM waveform is set in this register.	Duty

Register	Bit	Bit Name	Function	Setting
TGRE_0			Timer General Register E_0 On compare match between TCNT_0 and TGRB_0, the A/D converter is activated. The timing of A/D converter activation is set in this register.	Ad_start
TCNT_0			Timer Counter_0 The timer counter for channel 0	H'0000
TSTR			Timer Start Register	H'01
	7	CTS4	Count Start 4 TCNT_4 stops counting when CTS4 = b'0.	0
	6	CTS3	Count Start 3 TCNT_3 stops counting when CTS3 = b'0.	0
	5	—	Reserved	0
	4	—	Reserved	0
	3	—	Reserved	0
	2	CTS2	Count Start 2 TCNT_2 stops counting when CTS2 = b'0.	0
	1	CTS1	Count Start 1 TCNT_1 stops counting when CTS1 = b'0.	0
	0	CTS0	Count Start 0 TCNT_0 starts counting when CTS0 = b'1.	1

4.3 Arguments


Table 4 describes the arguments used in this sample task.

Table 4 Description of Arguments


Label	Description	Used in
Pul_cyc	Period of PWM waveform (set in TGRA_0)	Main routine,
Duty	Duty cycle of PWM waveform (set in TGRB_0)	TGRA_0 compare-match interrupt routine
Ad_start	A/D conversion start timing (set in TGRE_0)	
Ad_data[0-2]	Storage of A/D conversion results	A/D conversion end interrupt routine
Ad_count	Counter that counts the number of A/D conversion	

5. Flowchart


5.1 Main Routine



5.2 TGRA_0 Compare Match Interrupt Routine



5.3 A/D Conversion End Interrupt Routine



6. Website and Customer Support Center

Renesas Technology, Corp. Website:

<http://www.renesas.com/>

Customer Support Center:

Please email the following address for information on products of Renesas Technology, Corp.

csc@renesas.com

Revision Record

Rev.	Date	Description	
		Page	Summary
1.00	Mar.04.05	—	First edition issued

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.