

To our customers,

---

## Old Company Name in Catalogs and Other Documents

---

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1<sup>st</sup>, 2010  
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

---

# H8S Family

## SDRAM Control

---

### Introduction

This sample task connects the SDRAM to the H8S microcomputer by using the SDRAM control function of the bus controller.

### Target Device

H8S/2377R

### Contents

1. Overview .....	2
2. Configuration.....	2
3. Description of Functions .....	4
4. Description of Operation .....	5
5. Description of Sample Program .....	14
6. Flowchart.....	15

## 1. Overview

This sample task connects the SDRAM to the H8S microcomputer by using the SDRAM control function of the bus controller.

## 2. Configuration

Table 1 shows the configuration of this sample task.

**Table 1 Configuration of This Sample Task**

<b>Part</b>	<b>Specification</b>
H8S/2377 CPU board (CPU mounted: H8S/2377R) Product code: HSB8S2377F (Manufactured by Hokuto Denshi Co., Ltd.)	Board power supply input: 3.3 V DC Operating frequency: 19.6608 MHz MCU operating mode: 4
SYNCHRONOUS DRAM Product code: MT48LC4M16A2 (manufactured by Micron Technology Inc.)	Power supply for operation: 3.3 V DC Capacity: 1 Mwords × 16 bits × 4 banks Refresh cycle: 64 ms/4,096 cycles
Debugger High-performance Embedded Workshop	Version 4.03.00.001
Compiler H8S, H8/300,C/C++ Compiler	Version 6.2.0.0
On-chip debugging emulator E10A-USB Type No.: HS0005KCU02H	




Figure 1 Connections between H8S/2377R and SDRAM

### 3. Description of Functions

By using the SDRAM control function of the bus controller, this sample task directly links the SDRAM to the H8S microcomputer, writes the fixed value 0x12345678 to address 0x400000, reads the address, and stores it in the on-chip RAM area read\_data.

**Table 2 Description of Functions**

On-Chip RAM		
Area Name	Data Size	Function
read_data	unsigned long	Area to store data read from the SDRAM

## 4. Description of Operation

### 4.1 SDRAM Commands

The SDRAM is controlled by commands which consist of combinations of high and low levels of the control signals. The following shows the commands supported by the H8S microcomputer and the high and low combinations for each command. The command abbreviations shown in the table are also used in the following descriptions.

Command Name	Abbreviation	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	DQM	ADDR	DQ
COMMAND INHIBIT	DESL	H	×	×	×	×	×	×
NO OPERATION	NOP	L	H	H	H	H	×	×
ACTIVE (Selects a bank and activates a row)	ACTV	L	L	H	H	×	Bank/row	×
READ (Selects a bank and a column, and reads)	READ	L	H	L	H	L	Bank/column	×
WRITE (Selects a bank and a column, and writes)	WRITE	L	H	L	L	L	Bank/column	×
PRECHARGE SELECT BANK	PRE	L	L	H	L	×	Bank, A10 = low	×
PRECHARGE ALL BANK	PAL	L	L	H	L	×	A10 = high	×
AUTO-/SELF-REFRESH	REF	L	L	L	H	×	×	×
LOAD-MODE REGISTER	MRS	L	L	L	L	×	Setting value	×

## 4.2 Initialization Processing

### 4.2.1 Processing Procedure

Before the SDRAM can be accessed, appropriate settings must be performed in order to enable use of the SDRAM.

#### (1) COMMAND INHIBIT (DESL) State Setting

After power-on, the following initialization must be performed and the SDRAM interface must be placed in the COMMAND INHIBIT (DESL) state for 100  $\mu$ s or more.

Register Name	Bit	Name	Value	Description	Reference Section
P1DDR	7 to 0	—	0x01	Sets the CS pin to high to set the SDRAM interface to COMMAND INHIBIT (DESL) state.	—
P1DR	0	P10DR	1		

**(2) SDRAM-Related Register Setting**

After the SDRAM-related registers are set, CS is fixed to low and the SDRAM interface is set to the NO OPERATION (NOP) state for 100  $\mu$ s or more.

Register Name	Bit	Name	Value	Description	Reference Section
DRAMCR	10 to 8	RMT2 to RMT0	4	SDRAM Space Setting Areas 2 to 5: SDRAM space	4.2.2 (1)
DRAMCR	2, 1	MXC2 to MXC0	4	Address Multiplexing Setting (Sets the amount of row address shift.) Sets to 8 bits.	4.2.2 (2)
PADDR	7 to 0	—	0xA0	Address Bus Setting	4.2.2 (3)
PBDDR	7 to 0	—	0x1F	Sets address output for A23, A21 and A12 to A1	
PCDDR	7 to 0	—	0xFE		
ABWCR	2	ABW2	0	Data Bus Width Setting Sets to 16 bits.	4.2.2 (4)
PFCR0	3	CS3E	1	RAS and CAS Pin Settings	—
PFCR0	2	CS2E	1	Sets the PG3 pin as the CAS pin. Sets the PG2 pin as the RAS pin	
PFCR0	4	CS4E	1	WE Pin Setting Sets the PH0 pin as the WE pin.	—
PFCR2	1	OES	1	CKE Pin Setting	—
DRAMCR	15	OEE	1	Sets the PH3 pin as the CKE pin.	
DRACCR	11	SDWCD	0	Sets the CAS latency to 3	4.2.2 (5)
WTCRH	10 to 8	W22 to W20	2		
DRACCR	9, 8	RCD1, RCD0	0	Row Address Output State Setting (Controls wait between ACTV and READ/WRITE) Sets to no wait.	
DRACCR	13, 12	TPC1, TPC0	0	Precharge State Count Setting Sets to 1 state between PAL and ACTV	
DRAMCR	7	BE	1	Burst Access Mode Setting Enables burst mode.	4.2.2 (6)
REFCR	13, 12	RCW1, RCW0	0	Refresh Control Wait State Insertion Between PAL and REF: 1 state with no wait state insertion	4.2.2 (5)
REFCR	5, 4	RLW1, RLW0	0	Between REF and ACTV: 3 states with no wait state insertion	
P1DR	0	P10DR	0	Pulls the CS pin to low and places the SDRAM interface in NO-OPERATION (NOP) state.	—



### (3) Precharge and Auto-Refresh Command Execution

PRECHARGE and AUTO-REFRESH commands are activated with the following settings. After activation, a short loop is performed for around 1 ms, and the AUTO-REFRESH command (REF) is executed eight times or more to reset the SDRAM control circuit.

A refresh is enabled at this time to reset the SDRAM control circuit. Therefore, the refresh cycle is set to a short period.

Register Name	Bit	Name	Value	Description	Reference Section
RTCNT	7 to 0	—	0x00	Resets the refresh counter.	4.2.2 (7)
RTCOR	7 to 0	—	4	Sets refresh interval to 510 ns. $\phi (19.6608 \text{ MHz}) / 2 \times 5 = 510 \text{ ns}$	
REFCR	7	RFSHE	1	Enables refresh.	
REFCR	10 to 8	RTCK2 to RTCK0	1	The refresh counter starts counting with input of $\phi/2$ to issue REF commands.	
REFCR	7	RFSHE	0	Disables refresh.	
REFCR	10 to 8	RTCK2 to RTCK0	0	Stops counting	

### (4) Initial Setting of SDRAM Mode Register

The SDRAM internal registers are set in the following procedure. Note that these register settings must match the timing of the signals issued by the H8S microcomputer for operation.

To enable the mode register setting of the SDRAM, the RMTS2 to RMTS0 bits in DRAMCR must be set to H'5. If value X needs to be set to the SDRAM mode register, a write to address H'400000 + X is required for the 8-bit SDRAM and a write to address H'400000 + 2X for the 16-bit bus SDRAM.

The SDRAM mode register is set by an address signal value at the time of MRS command issuance.

The H8S microcomputer does not support the SDRAM burst-read / burst-write mode. Only the burst-read / single-write mode can be selected and the burst length should be set to 1.

The following shows the mode setting values:

Bit	Name	Description	Setting Value: 0x230
11, 10	Reserved		00
9	WB	Write Burst Mode	1
		<b>M9 Write Burst Mode</b>	
		0 Programmed Burst Length	
		1 Single Location Access	
8, 7	Op Mode	Operating Mode	00
		<b>M8 M7 M6-0 Operating Mode</b>	
		0 0 Defined Standard Operation	
		— — All other states reserved	

Bit	Name	Description	Setting Value:																																																		
6 to 4	CAS latency	CAS Latency	011																																																		
		<table border="1"> <thead> <tr> <th>M6</th> <th>M5</th> <th>M4</th> <th>CAS Latency</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>Reserved</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>Reserved</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>2</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>3</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>Reserved</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>Reserved</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>Reserved</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>Reserved</td> </tr> </tbody> </table>	M6	M5	M4	CAS Latency	0	0	0	Reserved	0	0	1	Reserved	0	1	0	2	0	1	1	3	1	0	0	Reserved	1	0	1	Reserved	1	1	0	Reserved	1	1	1	Reserved															
M6	M5	M4	CAS Latency																																																		
0	0	0	Reserved																																																		
0	0	1	Reserved																																																		
0	1	0	2																																																		
0	1	1	3																																																		
1	0	0	Reserved																																																		
1	0	1	Reserved																																																		
1	1	0	Reserved																																																		
1	1	1	Reserved																																																		
3	BT	Burst Type	0																																																		
		<table border="1"> <thead> <tr> <th>M3</th> <th>Burst Type</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Sequential</td> </tr> <tr> <td>1</td> <td>Interleaved</td> </tr> </tbody> </table>	M3	Burst Type	0	Sequential	1	Interleaved																																													
M3	Burst Type																																																				
0	Sequential																																																				
1	Interleaved																																																				
2 to 0	Burst Length	Burst Length	000																																																		
		<table border="1"> <thead> <tr> <th>M2</th> <th>M1</th> <th>M0</th> <th colspan="2">Burst Length</th> </tr> <tr> <th></th> <th></th> <th></th> <th>M3 = 0</th> <th>M3 = 1</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>2</td> <td>2</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>4</td> <td>4</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>8</td> <td>8</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>Reserved</td> <td>Reserved</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>Reserved</td> <td>Reserved</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>Reserved</td> <td>Reserved</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>Full Page</td> <td>Reserved</td> </tr> </tbody> </table>	M2	M1	M0	Burst Length					M3 = 0	M3 = 1	0	0	0	1	1	0	0	1	2	2	0	1	0	4	4	0	1	1	8	8	1	0	0	Reserved	Reserved	1	0	1	Reserved	Reserved	1	1	0	Reserved	Reserved	1	1	1	Full Page	Reserved	
M2	M1	M0	Burst Length																																																		
			M3 = 0	M3 = 1																																																	
0	0	0	1	1																																																	
0	0	1	2	2																																																	
0	1	0	4	4																																																	
0	1	1	8	8																																																	
1	0	0	Reserved	Reserved																																																	
1	0	1	Reserved	Reserved																																																	
1	1	0	Reserved	Reserved																																																	
1	1	1	Full Page	Reserved																																																	

(5) Restart of AUTO-REFRESH Command

The AUTO-REFRESH command is activated with the following settings.

A refresh is enabled at this time to precharge (re-charge) for operation. Therefore, the refresh interval should be set as long as possible within the SDRAM specifications.

Register Name	Bit	Name	Value	Description	Reference Section
RTCNT	7 to 0	—	0x00	Resets the refresh counter.	4.2.2 (7)
RTCOR	7 to 0	—	152	Sets refresh interval within 64 ms/4,096 cycles.	
REFCR	7	RFSHE	1	Enables refresh.	
REFCR	10 to 8	RTCK2 to RTCK0	1	The refresh counter starts counting with input of $\phi/2$ to issue REF commands.	

(6) Continuous SDRAM Space Setting

Lastly, the following settings will complete SDRAM initialization.

Register Name	Bit	Name	Value	Description	Reference Section
DRAMCR	10 to 8	RMT2 to RMT0	4	Continuous SDRAM Space Setting Areas 2 to 5: SDRAM space	4.2.2 (1)

The above settings enable reading or writing to the SDRAM.

## 4.2.2 Supplement

The following gives additional explanation for each processing described in section 4.2.1.

### (1) SDRAM Space Setting

The address space for the H8S microcomputer is divided into eight areas in units of 2 Mbytes. A bus can be set for each area. The SDRAM can occupy consecutive areas 2 to 5. This sample task uses 8-Mbyte SDRAM (1 Mwords  $\times$  16 bits  $\times$  4 banks) with an available address range of 0x400000 to 0xBFFFFFF.

### (2) Address Multiplexing Setting

The SDRAM space is multiplexed in terms of row and column addresses. Therefore, the amount of a row-address shift needs to be set according to the address width (memory capacity) of the SDRAM to be used. Because the SDRAM used in this application note has the column address width of 8 bits, the row-address shift amount is also set to 8 bits.

### (3) Address Bus Setting

To use as an address bus, the output mode must be set using the DDR register of the I/O port.

### (4) Data Bus Setting

The data width (16 bits) for the SDRAM used in the application note must be set. Note that because access is made in units of 16 bits, the least significant bit of an address is not connected, and that connections are shifted by 1 bit. (See the connection diagram in section 2, Configuration.)

### (5) Signal Timing Adjustment

Appropriate settings must be provided according to the AC characteristic of the SDRAM to be connected and the operating frequency of the microcomputer.

The figure below shows fundamental access timing in the SDRAM READ/WRITE and REF (auto-refresh).





Figure 2 Fundamental Access Timing of SDRAM (1)

**Table 3 Fundamental Access Timing of SDRAM (1)**

Symbol	Description	SDRAM Specification	Microcomputer Access Timing	Register to Adjust Timing
$\phi$	Access cycle	—	19.6608 MHz, 50.86 ns	—
tCASL	CAS latency: 0	2 or 3 cycles	3 cycles	WCR (W2)
tRCD	Wait cycle between ACTV and READ/WRITE	Min. 20 ns	$\phi = 50.86$ ns	DRACCR (RCD)
tRP	Wait cycle between PALL and ACTV	Min. 20 ns	$\phi = 50.86$ ns	DRACCR (TPC)



**Figure 2 Fundamental Access Timing of SDRAM (2)**

**Table 3 Fundamental Access Timing of SDRAM (2)**

Symbol	Description	SDRAM Specification	Microcomputer Access Timing	Register to Adjust Timing
tRP	Wait cycle between PALL and REF	Min. 20 ns	$\phi = 50.86$ ns	REFCR (RCW)
tRFC	Wait cycle between REF and ACTV	Min. 66 ns	$3\phi = 152.58$ ns	REFCR (RLW)

As indicated in the above table, the SDRAM used in the application note can be accessed at fundamental access timing. If a given access timing cannot meet the SDRAM specifications, it can be modified using the timing adjustment register. For details, refer to the hardware manual.

(6) Burst Access Mode Setting

The burst mode refers to a mode that permits high-speed data access when identical row addresses are encountered in succession, by simply changing column addresses after the row address is output. When row addresses are identical, even if access to other space is provided, the SDRAM can be accessed without issuing the ACTV command, simply by changing the column addresses (issuing the READ or WRITE command).

(7) Refresh Control Setting

In accordance with SDRAM specifications, an auto- refresh can be issued at fixed intervals.

In this application note, 15.563  $\mu$ s is set so that refresh is executed.

SDRAM Refresh

$$64 \text{ ms}/4,096 \text{ cycles} = 15.625\mu\text{s}$$

Refresh Timing of This Application

$$\text{Operating frequency } 19.6608 \text{ MHz} = 50.86 \text{ ns}$$

$$\text{Counting at } \phi/2, 15.625 \mu\text{s} / (50.86 \text{ ns} \times 2) \approx 153$$

$$50.86 \text{ ns} \times 2 \times 153 \approx 15.563 \mu\text{s}$$

For 15.563  $\mu$ s < 15.625  $\mu$ s, 152 (153 – 1) is set in the RTCOR register.

### 4.3 SDRAM Access

The above settings enable access to the SDRAM.

For this application, the SDRAM space is 0x400000 to 0xBFFFFFF, with an access unit of 2 bytes.

## 5. Description of Sample Program

### 5.1 File Configuration

The sample program is provided as a project of the [HEW \(High-performance Embedded Workshop\)](#).

By executing H8S\_2377\_2.hws, the [High-performance Embedded Workshop](#) starts up and source program can be referenced or updated. If the user has no [High-performance Embedded Workshop](#), refer to the following source files directly using editors.

**Table 4 File Configuration**

File Name	Specification
resetprg.c	Executed from reset vector address 0 if the MCU is reset.
intprg.c	Executed if an interrupt other than a reset occurs.
dbstc.c	Sets start and end addresses of the section used by _INIT_SCT function in resetprg.c to section initialization table. For details, refer to sections 9 and 10 in the H8S, H8/300H Series C/C++ Compiler, Assembler, and Optimization Linkage Editor User's Manual.
H8S_2377_2.c	Main routine of this sample task.
iodefine.h	Configuration definition file of internal registers.
stackstc.h	Defines stack size.

### 5.2 Linkage


The linkage addresses of each section are as follows.

In the HEW project files, the linkage addresses can be referenced and set by Category: section of Link/librarq tab in option –Standard Toolchain.

Section	Start Address
PResetPRG	0x000400
PIntPRG	
P	0x000800
C\$DSEC	
C\$BSEC	
D	
B	0xFF6000
R	
S	0xFFBDF0



### 6. Flowchart



### References

Document Name	How to Get the Document
H8S/2378, H8S/2378R Group Hardware Manual	Download from the website of Renesas Technology Corp.
SDRAM MT48LC4M16A2 Data Sheet	Download from the website of Micron Technology Inc.
Usage of SDRAM	Download from the website of Elpida Memory Inc.

## Website and Support

Renesas Technology Website

<http://www.renesas.com/>

Inquiries

<http://www.renesas.com/inquiry>

[csc@renesas.com](mailto:csc@renesas.com)

## Revision Record

Rev.	Date	Description	
		Page	Summary
1.00	Mar.09.05	—	First edition issued
2.00	Dec.12.07	—	Correction on refresh timing

### Notes regarding these materials

1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (<http://www.renesas.com>)
5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
  - (1) artificial life support devices or systems
  - (2) surgical implantations
  - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
  - (4) any other purposes that pose a direct threat to human life

Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.
9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.