

# RX71M Group, RX64M Group

R01AN2505EJ0100 Rev.1.00 Points of Difference Between RX71M Group and RX64M Group Jun 25, 2015

#### Introduction

This application note is intended as a reference for confirming the points of difference between the I/O registers of the RX71M group and RX64M group.

# **Target Device**

- RX71M Group 177- and 176-pin versions, ROM capacity: 2 MB to 4 MB
- RX71M Group 145- and 144-pin versions, ROM capacity: 2 MB to 4 MB •
- RX71M Group 100-pin version, ROM capacity: 2 MB to 4 MB •

When using this application note with other Renesas MCUs, careful evaluation is recommended after making modifications to comply with the alternate MCU.

#### Contents

1.	Comparison of Functions of RX71M Group and RX64M Group	. 2
2.	Comparative Overview of Functions	. 4
3	Reference Documents	14



# 1. Comparison of Functions of RX71M Group and RX64M Group

A comparison of the functions of the RX71M group and RX64M group is provided below. For details of the functions, see 2., Comparative Overview of Functions, and 3., Reference Documents.

Table 1.1 is a comparative listing of the functions of the RX71M and RX64M.

#### Table 1.1 Comparison of Functions of RX71M and RX64M

Function	Comparison Result
Voltage detection circuit (LVDA)	0
Clock generation circuit	$\bigtriangleup$
Clock frequency accuracy measurement circuit (CAC)	0
Low-power consumption function	0
Battery backup function	0
Register write protection function	0
Interrupt controller (ICUA)	0
Buses	0
Memory-protection unit (MPU)	0
DMA controller (DMACAa)	0
DMA controller for the Ethernet controller (EDMACa)	0
Data transfer controller (DTCa)	0
Event link controller (ELC)	0
Multi-function pin controller (MPC)	0
Multi-function timer pulse unit 3 (MTU3a)	0
Port output enable 3 (POE3)	0
General PWM timer (GPTa)	0
16-bit timer pulse unit (TPUa)	0
Programmable pulse generator (PPG)	0
8-bit timer (TMR)	0
Compare match timer (CMT)	0
Compare match timer W (CMTW)	0
Realtime clock (RTCd)	0
Watchdog timer (WDTA)	0
Independent watchdog timer (IWDTa)	0
Ethernet controller (ETHERC)	0
PTP module for the Ethernet controller (EPTPC)	0
DMA module for the Ethernet controller (EDMACa)	0
USB 2.0 FS Host/Function module (USBb)	0
USB 2.0 Full-Speed Host/Function module (USBA): RX64M	$\bigtriangleup$
USB 2.0 Hi-Speed Host/Function module (USBAa): RX71M	
Serial communications interface (SCIg, SCIh)	0
FIFO embedded serial communications interface (SCIFA)	0
I2C bus interface (RIICa)	0
CAN module (CAN)	0
Serial peripheral interface (RSPIa)	0
Quad serial peripheral interface (QSPI)	0
CRC calculator (CRC)	0
Serial sound interface (SSI)	0
Sampling rate converter (SRC)	0
SD host interface (SDHI)	0
MultiMediaCard interface (MMCIF)	0
Parallel data capture unit (PDC)	0



Function	Comparison Result
Boundary scan	0
AES: RX64M	0
AESa: RX71M	
DES	0
SHA: RX64M	0
SHAa: RX71M	
RNG	0
12-bit A/D converter (S12ADC)	0
12-bit D/A converter (R12DA)	0
Temperature sensor	0
Data operation circuit (DOC)	0
RAM	$\bigtriangleup$
Standby RAM	0
Flash memory	$\bigtriangleup$

Note: O: Function implemented, △: Differences exist between implementations of function on RX71M and RX64M.



## 2. Comparative Overview of Functions

#### 2.1 Clock Generation Circuit

Table 2.1 shows a comparative overview of clock generation circuit functions, and table 2.2 shows a comparison of clock generation circuit registers.

Table 2.1	<b>Comparative Overview of Clock Generation Circuit Functions</b>
-----------	---

ltem	RX64M	RX71M
Application	<ul> <li>Generates the system clock (ICLK) to be supplied to the CPU, DMAC, DTC, code flash memory, and RAM.</li> </ul>	<ul> <li>Generates the system clock (ICLK) to be supplied to the CPU, DMAC, DTC, code flash memory, and RAM.</li> </ul>
	<ul> <li>Generates the peripheral module clock (PCLKA) to be supplied to the ETHERC, EDMAC, EPTPC, USBA, RSPI, SCIF, MTU3, GPT, and AES.</li> </ul>	<ul> <li>Generates the peripheral module clock (PCLKA) to be supplied to the ETHERC, EDMAC, EPTPC, USBA, RSPI, SCIF, MTU3, GPT, and AES.</li> </ul>
	<ul> <li>Generates the peripheral module clock (PCLKB) to be supplied to the peripheral modules.</li> </ul>	<ul> <li>Generates the peripheral module clock (PCLKB) to be supplied to the peripheral modules.</li> </ul>
	<ul> <li>Generates the peripheral module clocks (for analog conversion) (PCLKC: unit 0; PCLKD: unit 1) to be supplied to S12ADC.</li> </ul>	<ul> <li>Generates the peripheral module clocks (for analog conversion) (PCLKC: unit 0; PCLKD: unit 1) to be supplied to S12ADC.</li> </ul>
	<ul> <li>Generates the flash-IF clock (FCLK) to be supplied to the flash interface.</li> <li>Generates the external bus clock (BCLK)</li> </ul>	<ul> <li>Generates the flash-IF clock (FCLK) to be supplied to the flash interface.</li> <li>Generates the external bus clock (BCLK)</li> </ul>
	to be supplied to the external bus.	to be supplied to the external bus.
	• Generates the SDRAM clock (SDCLK) to be supplied to the SDRAM.	• Generates the SDRAM clock (SDCLK) to be supplied to the SDRAM.
	<ul> <li>Generates the USB clock (UCLK) to be supplied to the USB0 and the PHY in the USBA.</li> </ul>	<ul> <li>Generates the USB clock (UCLK) to be supplied to the USB0 and the PHY in the USBA.</li> </ul>
	<ul> <li>Generates the USBA clock (USBMCLK) to be supplied to the PHY in the USBA.</li> </ul>	<ul> <li>Generates the USBA clock (USBMCLK) to be supplied to the PHY in the USBA.</li> </ul>
	<ul> <li>Generates the CAC clock (CACCLK) to be supplied to the CAC.</li> </ul>	<ul> <li>Generates the CAC clock (CACCLK) to be supplied to the CAC.</li> </ul>
	<ul> <li>Generates the CAN clock (CANMCLK) to be supplied to the CAN.</li> </ul>	• Generates the CAN clock (CANMCLK) to be supplied to the CAN.
	<ul> <li>Generates the RTC subclock (RTCSCLK) to be supplied to the RTC.</li> </ul>	<ul> <li>Generates the RTC subclock (RTCSCLK) to be supplied to the RTC.</li> </ul>
	<ul> <li>Generates the RTC main clock (RTCMCLK) to be supplied to the RTC.</li> </ul>	• Generates the RTC main clock (RTCMCLK) to be supplied to the RTC.
	Generates the IWDT-dedicated clock     (IWDTCLK) to be supplied to the IWDT.	• Generates the IWDT-dedicated clock (IWDTCLK) to be supplied to the IWDT.
	<ul> <li>Generates the JTAG clock (JTAGTCK) to be supplied to the JTAG.</li> </ul>	• Generates the JTAG clock (JTAGTCK) to be supplied to the JTAG.



ltem	RX64M	RX71M	
Operating	• ICLK: 120 MHz (max.)	• ICLK: 240 MHz (max.)	
frequency	<ul> <li>PCLKA: 120 MHz (max.)</li> </ul>	<ul> <li>PCLKA: 120 MHz (max.)</li> </ul>	
	PCLKB: 60 MHz (max.)	<ul> <li>PCLKB: 60 MHz (max.)</li> </ul>	
	PCLKC: 60 MHz (max.)	PCLKC: 60 MHz (max.)	
	<ul> <li>PCLKD: 60 MHz (max.)</li> </ul>	<ul> <li>PCLKD: 60 MHz (max.)</li> </ul>	
	FCLK: 4 MHz to 60 MHz	FCLK: 4 MHz to 60 MHz	
	<ul> <li>(for programming and erasing the code flash memory and data flash memory)</li> <li>60 MHz (max.) (for reading from the data flash memory)</li> <li>BCLK: 120 MHz (max.)</li> <li>BCLK pin output: 60 MHz (max.)</li> <li>SDCLK pin output: 60 MHz (max.)</li> <li>UCLK: 48 MHz (max.)</li> <li>USBMCLK: 20 MHz, 24 MHz</li> <li>CACCLK: Same as the clocks from the respective oscillators.</li> </ul>	<ul> <li>(for programming and erasing the code flash memory and data flash memory)</li> <li>60 MHz (max.) (for reading from the data flash memory)</li> <li>BCLK: 120 MHz (max.)</li> <li>BCLK pin output: 60 MHz (max.)</li> <li>SDCLK pin output: 60 MHz (max.)</li> <li>UCLK: 48 MHz (max.)</li> <li>USBMCLK: 20 MHz, 24 MHz</li> <li>CACCLK: Same as the clocks from the respective oscillators.</li> </ul>	
	CANMCLK: 24 MHz (max.)	CANMCLK: 24MHz (max.)	
	DTOOOLIK OO TOOLIL	<ul> <li>CANNELK. 24MHZ (Max.)</li> <li>RTCSCLK: 32.768 kHz</li> </ul>	
		BEOLIC AND CONTRACTOR	
		<ul> <li>RTCMCLK: 8 MHz to 16 MHz</li> <li>IWDTCLK: 120 kHz</li> </ul>	
		<ul> <li>JTAGTCK: 10 MHz (max.)</li> </ul>	
Main clock		Resonator frequency: 8 MHz to 24 MHz	
oscillator	<ul> <li>Resonator frequency: 8 MHz to 24 MHz</li> <li>External clock input frequency: 24 MHz (max.)</li> <li>Connectable resonator or additional circuit: ceramic resonator, crystal</li> </ul>	<ul> <li>Resonator nequency: 8 km/2 to 24 km/2</li> <li>External clock input frequency: 24 MHz (max.)</li> <li>Connectable resonator or additional circuit: ceramic resonator, crystal</li> </ul>	
	resonator	resonator	
	<ul> <li>Connection pins: EXTAL, XTAL</li> <li>Oscillation stop detection function: When an oscillation stop is detected on the main clock, the system clock source is switched to LOCO, and MTU3 and GPT output can be forcedly driven to high- impedance.</li> </ul>	<ul> <li>Connection pins: EXTAL, XTAL</li> <li>Oscillation stop detection function: When an oscillation stop is detected on the main clock, the system clock source is switched to LOCO, and MTU3 and GPT output can be forcedly driven to high- impedance.</li> </ul>	
Subclock	<ul> <li>Resonator frequency: 32.768 kHz</li> </ul>	<ul> <li>Resonator frequency: 32.768 kHz</li> </ul>	
oscillator	Connectable resonator or additional circuit: crystal resonator	Connectable resonator or additional circuit: crystal resonator	
PLL frequency	<ul> <li>Connection pins: XCIN, XCOUT</li> <li>Input clock sources: Main clock, HOCO</li> </ul>	<ul> <li>Connection pins: XCIN, XCOUT</li> <li>Input clock sources: Main clock, HOCO</li> </ul>	
synthesizer	<ul> <li>Input clock sources: Main clock, HOCO</li> <li>Input pulse frequency division ratio: Selectable from ×1/1, ×1/2, and ×1/3</li> </ul>	<ul> <li>Input clock sources: Main clock, HOCO</li> <li>Input pulse frequency division ratio: Selectable from ×1/1, ×1/2, and ×1/3</li> </ul>	
	<ul> <li>Input frequency: 8 MHz to 24 MHz</li> </ul>	<ul> <li>Input frequency: 8 MHz to 24 MHz</li> </ul>	
	<ul> <li>Frequency multiplication factor: Selectable from 10 to 30</li> </ul>	<ul> <li>Frequency multiplication factor: Selectable from 10 to 30</li> </ul>	
	Output clock frequency of PLL frequency synthesizer: 120 MHz to 240 MHz	Output clock frequency of PLL frequency synthesizer: 120 MHz to 240 MHz	
High-speed on-chip	<ul> <li>Selectable from 16 MHz, 18 MHz, and 20 MHz</li> </ul>	<ul> <li>Selectable from 16 MHz, 18 MHz, and 20 MHz</li> </ul>	
oscillator (HOCO)	HOCO power supply control	HOCO power supply control	



RX71M Group, RX64M Group Points of Difference Between RX71M Group and RX64M Group

ltem	RX64M	RX71M
Low-speed on-chip oscillator (LOCO)	Oscillation frequency: 240 kHz	Oscillation frequency: 240 kHz
IWDT- dedicated on- chip oscillator	Oscillation frequency: 120 kHz	Oscillation frequency: 120 kHz
JTAG external clock input (TCK)	Input clock frequency: 10 MHz (max.)	Input clock frequency: 10 MHz (max.)
Control of output on BCLK pin	<ul> <li>Selectable between BCLK clock output and high output</li> <li>Selectable between BCLK and BCLK ×1/2</li> </ul>	<ul> <li>Selectable between BCLK clock output and high output</li> <li>Selectable between BCLK and BCLK ×1/2</li> </ul>
Control of output on SDCLK pin	Selectable between SDCLK clock output and high output SDCLK	Selectable between SDCLK clock output and high output SDCLK
Event linking (output)	Detection of stopping of main clock oscillator	Detection of stopping of main clock oscillator
Event linking (input)	Switching of clock source to low-speed on- chip oscillator	Switching of clock source to low-speed on- chip oscillator

# Table 2.2 Comparison of Clock Generation Circuit Registers

Register	Bit	RX64M	RX71M
MEMWAIT	MEMWAIT	—	Memory wait cycle setting register



# 2.2 USB 2.0 Hi-Speed Host/Function Module (USBAa)

Table 2.3 shows a comparative overview of the USBA modules, and table 2.4 shows a comparison of USBA registers.

Item	RX64M (USBA)	RX71M (USBAa)
Features	<ul> <li>Incorporates a USB device controller (UDC) and transceiver for USB 2.0 Host controller and Function controller operations are provided, and the on-the- go (OTG) functionality is supported.</li> <li>Host controller and Function controller operations are switchable by software.</li> </ul>	<ul> <li>Incorporates a USB device controller (UDC) and transceiver for USB 2.0 Host controller and Function controller operations are provided, and the on-the- go (OTG) functionality is supported.</li> <li>Host controller and Function controller operations are switchable by software.</li> </ul>
	Host controller operation:	Host controller operation:
	<ul> <li>Support for full-speed transfer (12 Mbps) and low-speed transfer (1.5 Mbps)</li> </ul>	<ul> <li>Support for high-speed transfer (480 Mbps), full-speed transfer (12 Mbps), and low-speed transfer (1.5 Mbps)</li> </ul>
	<ul> <li>Automatic scheduling of start-of-frame (SOF) packets and other packet transmissions</li> </ul>	<ul> <li>Automatic scheduling of start-of-frame (SOF) packets and other packet transmissions</li> </ul>
	<ul> <li>Programmable intervals for isochronous and interrupt transfers</li> </ul>	<ul> <li>Programmable intervals for isochronous and interrupt transfers</li> </ul>
	<ul> <li>Communications with multiple peripheral devices connected via a single hub</li> </ul>	<ul> <li>Communications with multiple peripheral devices connected via a single hub</li> </ul>
	Function controller operation:	Function controller operation:
	<ul> <li>Support for full-speed transfer (12 Mbps)</li> </ul>	<ul> <li>Support for high-speed transfer (480 Mbps) and full-speed transfer (12 Mbps)</li> </ul>
	Control transfer stage control function	Control transfer stage control function
	<ul> <li>Device state control function</li> </ul>	Device state control function
	<ul> <li>Auto-response function for SetAddress() request</li> </ul>	<ul> <li>Auto-response function for SetAddress() request</li> </ul>
	SOF recovery function	SOF recovery function
Communication	Control transfer	Control transfer
data transfer	Bulk transfer	Bulk transfer
types	Interrupt transfer	Interrupt transfer
	<ul> <li>Isochronous transfer</li> </ul>	<ul> <li>Isochronous transfer</li> </ul>

#### Table 2.3 Comparative Overview of USBA Functions



ltem	RX64M (USBA)	RX71M (USBAa)
Pipe configuration	<ul> <li>FIFO buffer of up to 8.5 KB for USB communications</li> <li>Up to 10 pipes can be selected (including the default control pipe).</li> <li>Programmable pipe configurations</li> <li>Endpoint numbers can be assigned flexibly to pipes 1 to 9.</li> </ul>	<ul> <li>FIFO buffer of up to 8.5 KB for USB communications</li> <li>Up to 10 pipes can be selected (including the default control pipe).</li> <li>Programmable pipe configurations</li> <li>Endpoint numbers can be assigned flexibly to pipes 1 to 9.</li> </ul>
	Transfer conditions that can be set for each	Transfer conditions that can be set for each
	pipe:	pipe:
	<ul> <li>Pipe 0: Control transfer, 64-byte fixed single buffer</li> </ul>	<ul> <li>Pipe 0: Control transfer, 64-byte fixed single buffer</li> </ul>
	<ul> <li>Pipes 1 and 2: Bulk transfer or isochronous transfer in continuous transfer mode, programmable buffer size (up to 2 KB, double buffer mode selectable)</li> </ul>	<ul> <li>Pipes 1 and 2: Bulk transfer or isochronous transfer in continuous transfer mode, programmable buffer size (up to 2 KB, double buffer mode selectable)</li> </ul>
	<ul> <li>Pipes 3 to 5: Bulk transfer in continuous transfer mode, programmable buffer size (up to 2 KB, double buffer mode selectable)</li> </ul>	<ul> <li>Pipes 3 to 5: Bulk transfer in continuous transfer mode, programmable buffer size (up to 2 KB, double buffer mode selectable)</li> </ul>
	<ul> <li>Pipes 6 to 9: Interrupt transfer, 64-byte fixed single buffers</li> </ul>	<ul> <li>Pipes 6 to 9: Interrupt transfer, 64-byte fixed single buffers</li> </ul>
Other functions	<ul> <li>Transfer ending function using transaction count</li> </ul>	<ul> <li>Transfer ending function using transaction count</li> </ul>
	<ul> <li>Function that changes the BRDY interrupt event notification timing</li> </ul>	<ul> <li>Function that changes the BRDY interrupt event notification timing</li> </ul>
	<ul> <li>Function that automatically clears the FIFO buffer after the data for the pipe specified at the D0FIFO port or D1FIFO port has been read</li> </ul>	<ul> <li>Function that automatically clears the FIFO buffer after the data for the pipe specified at the D0FIFO port or D1FIFO port has been read</li> </ul>
	<ul> <li>NAK setting function for response PID generated by end of transfer</li> </ul>	<ul> <li>NAK setting function for response PID generated by end of transfer</li> </ul>
	<ul> <li>Internal pull-up and pull-down resistors for D+ and D–</li> </ul>	<ul> <li>Internal pull-up and pull-down resistors for D+ and D–</li> </ul>
	<ul> <li>Support for USB 2.0 ECN for Link Power Management (LPM). A new sleep state (referred to as the L1 state) is available.</li> </ul>	<ul> <li>Support for USB 2.0 ECN for Link Power Management (LPM). A new sleep state (referred to as the L1 state) is available.</li> </ul>
	<ul> <li>Support for Battery Charging Specification, Revision 1.2</li> </ul>	<ul> <li>Support for Battery Charging Specification, Revision 1.2</li> </ul>
	• To reduce power consumption, a classic-only mode (CL-only mode) where operation emulates the USB 1.1 standard is selectable.	• To reduce power consumption, a classic-only mode (CL-only mode) where operation emulates the USB 1.1 standard is selectable.



Register	Bit	RX64M	RX71M
SYSCFG	USBE	USB operation enable bit	USB operation enable bit
	DPRPU	D+ line resistor control bit	D+ line resistor control bit
	DRPD	D+/D- line resistor control bit	D+/D- line resistor control bit
	DCFM	Controller operation select bit	Controller operation select bit
	HSE		High-speed operation enable bit
	CNEN	Single end receiver enable bit	Single end receiver enable bit
TESTMODE	UTST		Test mode bits
UFRMNUM	UFRNM		µframe number bits
DCPCTR	PID	Response PID bits	Response PID bits
	CCPL	Control transfer end enable bit	Control transfer end enable bit
	PINGE		PING token issue enable bit
	PBUSY	Pipe busy flag	Pipe busy flag
	SQMON	Sequence toggle bit monitor flag	Sequence toggle bit monitor flag
	SQSET	Sequence toggle bit set bit	Sequence toggle bit set bit
	SQCLR	Sequence toggle bit clear bit	Sequence toggle bit clear bit
	SUREQCLR	SUREQ bit clear bit	SUREQ bit clear bit
	CSSTS		CSSTS status flag
	CSCLR		CSSTS status flag clear bit
	SUREQ	SETUP token transmission bit	SETUP token transmission bit
	BSTS	Buffer status flag	Buffer status flag
PIPEnCTR	PID	Response PID bits	Response PID bits
	PBUSY	Pipe busy flag	Pipe busy flag
	SQMON	Sequence toggle bit monitor flag	Sequence toggle bit monitor flag
	SQSET	Sequence toggle bit set bit	Sequence toggle bit set bit
	SQCLR	Sequence toggle bit clear bit	Sequence toggle bit clear bit
	ACLRM	Auto buffer clear mode bit	Auto buffer clear mode bit
	ATREPM	Auto response mode bit	Auto response mode bit
	CSSTS	—	CSSTS status flag
	CSCLR	—	CSPLIT status clear bit
	INBUFM	Transmit buffer monitor flag	Transmit buffer monitor flag
	BSTS	Buffer status flag	Buffer status flag
DEVADDm	USBSPD	Transfer speed of communication target device bits	Transfer speed of communication target device bits
	HUBPORT	_	HUB port connected for communication bits
	UPPHUB		HUB register connected for communication bits

#### Table 2.4 Comparison of USBA Registers



# 2.3 RAM

Table 2.5 shows a comparative overview of RAM functions.

Table 2.5	<b>Comparative Overview of RAM Functions</b>
-----------	--

	RX64M		RX71M	
ltem	Without ECC Error Correction	With ECC Error Correction (ECCRAM)	Without ECC Error Correction	With ECC Error Correction (ECCRAM)
RAM capacity	512 KB (RAM0: 512 KB)	32 KB	512 KB (RAM0: 512 KB)	32 KB
RAM address	RAM0: 0000 0000h to 0007 FFFFh	ECCRAM: 00FF 8000h to 00FF FFFFh	RAM0: 0000 0000h to 0007 FFFFh	ECCRAM: 00FF 8000h to 00FF FFFFh
Memory bus	Memory bus 1	Memory bus 3 (ECCRAM)	Memory bus 1	Memory bus 3 (ECCRAM)
Access	<ul> <li>Single-cycle access for both reading and writing</li> <li>Ability to enable or disable RAM</li> </ul>	<ul> <li>Ability to enable or disable ECCRAM</li> <li>ECC function disabled: Access in two cycles for both reading and writing</li> <li>ECC function enabled (when no error has occurred): Access in two cycles for both reading and writing</li> <li>ECC function enabled (when an error has occurred): Access in three cycles for both reading and writing</li> </ul>	<ul> <li>Single-cycle access for both reading and writing However, access to addresses in the range from 0004 0000h to 0007 FFFFh when MEMWAIT = 1 (this setting is required when the ICLK frequency is above 120 MHz) takes two cycles for reading or writing.</li> <li>Ability to enable or disable RAM</li> </ul>	<ul> <li>Ability to enable or disable ECCRAM [MEMWAIT = 0]</li> <li>Access in two cycles for both reading and writing when ECC function disabled</li> <li>ECC function enabled (when no error has occurred): Reading takes three cycles and writing takes two cycles.</li> <li>Access in three cycles for both reading and writing when ECC function enabled (and an error has occurred) [MEMWAIT = 1]</li> <li>ECC function disabled: Access in three cycles for both reading and writing</li> <li>ECC function enabled (when no error has occurred): Reading takes three cycles and writing</li> <li>ECC function enabled (when no error has occurred): Reading takes three cycles and writing takes four cycles.</li> <li>ECC function enabled (when an error has occurred): Access takes five cycles whether for reading or writing.</li> </ul>



Points of Difference Between RX71M Group and RX64M Group

	RX64M		RX71M	
Item	Without ECC Error Correction	With ECC Error Correction (ECCRAM)	Without ECC Error Correction	With ECC Error Correction (ECCRAM)
Data retention function	Data retention function not available in deep software standby mode	Data retention function not available in deep software standby mode	Data retention function not available in deep software standby mode	Data retention function not available in deep software standby mode
Low-power consumption function	Ability to select module- stop state	Ability to select module- stop state	Ability to select module- stop state	Ability to select module- stop state
Error checking	None	<ul> <li>Correction of 1-bit errors and detection of 2-bit errors</li> <li>Generation of a non- maskable interrupt or interrupt when an error occurs</li> </ul>	None	<ul> <li>Correction of 1-bit errors and detection of 2-bit errors</li> <li>Generation of a non- maskable interrupt or interrupt when an error occurs</li> </ul>



# 2.4 Flash Memory

Table 2.6 shows a comparative overview of the code flash memory and data flash memory.

	RX64M RX71M				
Item	Code Flash Memory	Data Flash Memory	Code Flash Memory	Data Flash Memory	
Memory capacity	<ul> <li>User area: Max. 4 MB</li> <li>User boot area: 32 KB</li> </ul>	Data area: 64 KB	<ul> <li>User area: Max. 4 MB</li> <li>User boot area: 32 KB</li> </ul>	Data area: 64 KB	
Advanced fetch unit (AFU)	_	_	Separation of instructions and operands	Out of the scope of caching	
Read cycles	One cycle of ICLK for high-speed read operation	Eight cycles of FCLK for a read operation in words or bytes	<ul> <li>Instructions</li> <li>When branching occurs When the AFU is hit: No cycles</li> <li>When the AFU is missed: One cycle if ICLK ≤ 120 MHz Two cycles if ICLK &gt; 120MHz</li> <li>When no branching occurs One cycle if ICLK ≤ 120 MHz Two cycles if ICLK ≤ 120 MHz</li> </ul>	Six cycles of FCLK for a read operation in words or bytes	
			Operands When the AFU is hit: One cycle When the AFU is missed: Two cycles if ICLK ≤ 120 MHz Three cycles if ICLK > 120MHz		
Value after erasure	FFh	Undefined	FFh	Undefined	
Programming/ erasing method	<ul> <li>Programming and erasing of code flash and data flash memory is handled by the FACI commands specified in the FACI command issuing area (007E 0000h).</li> </ul>		<ul> <li>Programming and erasing of code flash and data flash memory is handled by the FACI commands specified in the FACI command issuing area (007E 0000h).</li> </ul>		
	<ul> <li>Programming through transfer by a dedicated flash-memory programmer via a serial interface (serial programming)</li> <li>Programming of flash memory by a user program (self-programming)</li> </ul>		<ul> <li>Programming through transfer by a dedicated flash-memory programmer via a serial interfac (serial programming)</li> <li>Programming of flash memory by a user program (self-programming)</li> </ul>		
Security function	Protection against illicit tampering with or reading of data in flash memory		Protection against illicit tampering with or reading of data in flash memory		
Protection function	Protects against erroneous programming of the flash memory.		Protects against erroneous programming of the flash memory.		

#### Table 2.6 Comparative Overview of Code Flash Memory and Data Flash Memory



	RX64M	RX71M	
Item	Code Flash Memory Data Flash Memory	Code Flash Memory Data Flash Memory	
Trusted memory (TM) function	Protects against illicit reading of blocks 8 and 9 in the code flash memory.	Protects against illicit reading of blocks 8 and 9 in the code flash memory.	
Background operation (BGO) function Programming	<ul> <li>The code flash memory can be read while the code flash memory is being programmed.</li> <li>The code flash memory can be read while the data flash memory is being programmed.</li> <li>Unit of programming</li> <li>Unit of programming</li> </ul>	<ul> <li>The code flash memory can be read while the code flash memory is being programmed.</li> <li>The code flash memory can be read while the data flash memory is being programmed.</li> <li>Unit of programming</li> <li>Unit of programming</li> </ul>	
and erasure unit	<ul> <li>for user area or user</li> <li>boot area: 256 bytes</li> <li>Unit of erasure for</li> <li>user area: Block</li> <li>for data area 4 bytes</li> <li>Unit of erasure for</li> <li>data area: 64 bytes</li> </ul>	<ul> <li>for user area or user</li> <li>boot area: 256 bytes</li> <li>Unit of erasure for user area: Block</li> <li>for data area 4 bytes</li> <li>Unit of erasure for data area: 64 bytes</li> </ul>	
Other functions	Interrupts can be accepted during self- programming.	Interrupts can be accepted during self- programming.	
	Option-setting memory can be specified in the initial settings of the microcontroller.	Option-setting memory can be specified in the initial settings of the microcontroller.	
On-board programming (four types)	<ul> <li>Programming in boot mode (SCI interface)</li> <li>The asynchronous serial interface (SCI1) is used.</li> <li>The transfer rate is adjusted automatically.</li> <li>The user boot area can also be programmed.</li> </ul>	<ul> <li>Programming in boot mode (SCI interface)</li> <li>The asynchronous serial interface (SCI1) is used.</li> <li>The transfer rate is adjusted automatically.</li> <li>The user boot area can also be programmed.</li> </ul>	
	<ul> <li>Programming in boot mode (USB interface)</li> <li>USBb is used.</li> <li>Dedicated hardware is not required; direct connection to a PC is possible.</li> </ul>	<ul> <li>Programming in boot mode (USB interface)</li> <li>USBb is used.</li> <li>Dedicated hardware is not required; direct connection to a PC is possible.</li> </ul>	
	<ul><li>Programming in user boot mode</li><li>The user can create original boot programs.</li></ul>	<ul><li>Programming in user boot mode</li><li>The user can create original boot programs.</li></ul>	
	Programming by a routine for code flash memory or data flash memory programming within the user program	Programming by a routine for code flash memory or data flash memory programming within the user program	
	<ul> <li>Code flash memory or data flash memory can be programmed without resetting the system.</li> </ul>	<ul> <li>Code flash memory or data flash memory can be programmed without resetting the system.</li> </ul>	
Off-board programming (for products with 100 or more pins)	A flash programmer can be used to program the user area and user boot area. A flash programmer cannot be used to program the data area.	A flash programmer can be used to program the user area and user boot area. A flash programmer cannot be used to program the data area.	



#### 3. Reference Documents

User's Manual: Hardware

RX64M Group User's Manual: Hardware Rev.1.00 (R01UH0377EJ0100) (The latest version can be downloaded from the Renesas Electronics website.)

RX71M Group User's Manual: Hardware Rev.1.00 (R01UH0493EJ0100) (The latest version can be downloaded from the Renesas Electronics website.)

Technical Update/Technical News

(The latest version can be downloaded from the Renesas Electronics website.)



# Website and Support

Renesas Electronics Website <u>http://www.renesas.com/</u>

Inquiries

http://www.renesas.com/contact/

All trademarks and registered trademarks are the property of their respective owners.



# **Revision History**

		Description	
Rev.	Date	Page	Summary
1.00	Jun. 11, 2015	_	First edition issued

# General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

- 1. Handling of Unused Pins
  - Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.
  - The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on
  - The state of the product is undefined at the moment when power is supplied.
  - The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

- 3. Prohibition of Access to Reserved Addresses
  - Access to reserved addresses is prohibited.
  - The reserved addresses are provided for the possible future expansion of functions. Do not access
    these addresses; the correct operation of LSI is not guaranteed if they are accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

 When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

#### 5. Differences between Products

Before changing from one product to another, i.e. to a product with a different type number, confirm that the change will not lead to problems.

— The characteristics of an MPU or MCU in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

#### Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

\*Standard\*: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics aroducts.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



#### SALES OFFICES

**Renesas Electronics Corporation** 

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 9251 Yonge Street, St Tel: +1-905-237-2004 Renesas Electronics Europe Limited Dukes Meadow, Milboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-6503-0, Fax: +49-211-6503-1327 Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679 Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A. Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tei: +86-21-2226-0888, Fax: +86-21-2226-0999 Renesas Electronics Hong Kong Limited Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tei: +852-2865-6688, Fax: +852 2886-9022 Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670 Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300 Renesas Electronics Malaysia Sdn.Bhd. Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tei : +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777 Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141

> © 2015 Renesas Electronics Corporation. All rights reserved. Colophon 5.0