

RX62T

R01AN0818ET0100 Rev.1.00 October 01, 2011

Introduction

The RX62T Group has a general PWM timer (GPT) consisting of a four-channel 16-bit timer, the GPT operates at a maximum of 100 MHz. This application note is going to show the setting of three-phase saw-wave complementary PWM with automatic dead time setting in GPT function.

Target Device

RX62T

Contents

| 1. | Specification | 2 |
|------|---|----|
| | | |
| 2. | Three-Phase Saw-Wave Complementary PWM Output with Automatic Dead Time Setting | 4 |
| 2.1 | Example Three Channel Synchronized Operation | 4 |
| 2.2 | Example of Procedure for Setting Three-Phase Saw-Wave Complementary PWM Output with | |
| Auto | matic Dead Time Setting | 5 |
| | | |
| 3. | General PWM Timer Software Register Setting | 6 |
| 4 | Experiment Result | 9 |
| | | Ũ |
| 5. | Conclusion1 | 0 |
| | | |
| Revi | sion Record1 | 2 |
| 0 | and Dragon tions in the Llandling of MDU/MOUL Draghests | 10 |
| Gen | eral Precautions in the Handling of MPU/MCU Products1 | 3 |



1. Specification

- 16 bit x 4channels
- Up-count or down-count operation (saw waves) or up/down-count operation (triangle waves) for each counter.
- Clock sources independently selectable for each channel.
- Two input/output pins per channel.
- Two output compare/input capture registers per channel.
- For the two output compare/input capture registers of each channel, four registers are provided as buffer registers and are capable of operating as comparison registers when buffering is not in use.
- In output compare operation, buffer switching can be at crests or troughs, enabling the generation of laterally asymmetric PWM waveforms.
- Registers for setting up frame cycles in each channel (with capability for generating interrupts at overflow or underflow).
- Synchronically operation of the several counters
- Modes of synchronized operation (synchronized, or displaced by desired times for phase shifting).
- Generation of dead times in PWM operation.
- Through combination of three counters, generation of three-phase PWM waveforms incorporating dead times.
- Starting, clearing, and stopping counters in response to external or internal triggers.
- Internal trigger sources: output of the internal comparator, software, and compare match.
- The frequency-divided system clock (ICLK) can be used as a counter clock for measuring timing of the edges of signals produced by frequency-dividing the IWDT-dedicated low-speed on-chip oscillator clock signal (to detect abnormal oscillation).

Fig. 1-1 is the block diagram of General PWM Timer (GPT).




Figure 1-1 Block diagram for GPT



Table 1-1 Specifications of General PWM Timer (GPT) Register

| GTSTR | General PWM timer software start register |
|-----------|--|
| GTHSCR | General PWM timer hardware source start control |
| GIIIDER | register |
| GTHCCR | General PWM timer hardware source clear control register |
| | General PWM timer hardware start source select |
| GTHSSR | register |
| GTHPSR | General PWM timer hardware stop/clear source |
| | select register |
| GTWP | General PWM timer write-protection register |
| GTSYNC | General PWM timer sync register |
| GTETINT | General PWM timer external trigger input interrupt register |
| | General PWM timer buffer operation disable |
| GTBDR | register |
| GTIOR | General PWM timer I/O control register |
| GTINTAD | General PWM timer interrupt output setting |
| | register |
| GTCR | General PWM timer control register |
| GTBER | General PWM timer buffer enable register |
| GTUDC | General PWM timer count direction register |
| GTITC | General PWM timer interrupt and A/D converter start request skipping setting |
| GTST | General PWM timer status register |
| GTCNT | General PWM timer counter value |
| GTCCRA | General PWM timer compare capture register A |
| GTCCRB | General PWM timer compare capture register B |
| GTCCRC | General PWM timer compare capture register C |
| GTCCRD | General PWM timer compare capture register D |
| GTCCRE | General PWM timer compare capture register E |
| GTCCRF | General PWM timer compare capture register F |
| GTPR | General PWM timer cycle setting register |
| GTPBR | General PWM timer cycle setting buffer register |
| GTPDBR | General PWM timer cycle setting double-buffer register |
| GTADTRA | A/D converter start request timing register A |
| GTADTBRA | A/D converter start request timing buffer register A |
| GTADTDBRA | A/D converter start request timing double-buffer register A |
| GTADTRB | A/D converter start request timing register B |
| GTADTBRB | A/D converter start request timing buffer register B |
| GTADTDBRB | A/D converter start request timing double-buffer register B |
| GTONCR | General PWM timer output negate control register |
| GTDTCR | General PWM timer dead time control register |
| GTDVU | General PWM timer dead time value register |
| GTDVD | General PWM timer dead time value register |

2. Three-Phase Saw-Wave Complementary PWM Output with Automatic Dead Time Setting

2.1 Example Three Channel Synchronized Operation

Figure 2.1 shows an example in which three channels perform synchronized operation in saw-wave one-shot pulse mode with automatic dead time setting and three-phase complementary PWM waveforms are output. The GTIOCnA is set so that it will output low as the initial value, toggle the output at a GTCCRA compare match, and retain the output at the cycle end. The GTIOCnB is set so that it will output high as the initial value, toggle the output at a GTCCRB compare match, and retain the cycle end.

By setting GTDTCR, a negative-phase waveform with dead time based on the dead time value registers GTDVU and GTDVD can be output from each pin.




Fig. 2-1 shows an example of Saw-Wave One-Shot Pulse Mode operation.

Figure 2-1 Example of Three-Phase Saw-Wave Complementary PWM Output with Automatic Dead Time Setting



2.2 Example of Procedure for Setting Three-Phase Saw-Wave Complementary PWM Output with Automatic Dead Time Setting

Fig. 2-2 shows an example of the procedure for setting Saw-Wave One-Shot Pulse Mode.




Figure 2-2 Example of Procedure for Setting Three-Phase Saw-Wave Complementary PWM Output with Automatic Dead Time Setting

3. General PWM Timer Software Register Setting

General PWM Timer Control Register (GTCR):

```
GTCR controls GTCNT.
```

GTCR should be set while GTCNT operation is stopped.

When synchronized clearing is selected, synchronized clearing is handled equally to clearing by the counter's overflow or underflow in saw-wave mode. The output of output compare is changed and buffer transfer performed. However, the overflow flag and underflow flag are not changed.

| | b15 | b14 | | | | | | | | | | | | | | |
|--------------------|-----|---------|----------|---------|-----|-----|----------|-------------------|----------|------------|-----------------|------------|----------|---------|---------|-----|
| _ | | 1017 | b13 | b12 | b11 | b10 | ь9 | b8 | b7 | b 6 | b5 | b4 | b3 | b2 | b1 | ьо |
| | - | - | CCLF | R[1:0] | - | - | TPC | 6[1:0] | _ | _ | - | - | - | | MD[2:0 | נס |
| Value after reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | | | | | | | | | |
| Bit Symbol | | Bit Nar | | | | | escript | on | | | | | | | | R/W |
| b2 to b0 MD[2:0] | · · | Mode \$ | Select | | | | 2 60 | | | | | | | | | R/W |
| | | | | | | U | | w-wave ssible) | | mode | (single t | umer or | double | burter | | |
| | | | | | | 0 | | | | not pub | se mode | (fixed) | buffer o | neratio | 2 | |
| | | | | | | | 1 0: Se | | | | | | | | , | |
| | | | | | | | 1 1: Se | | | | | | | | | |
| | | | | | | 1 | 0 0: Tri | angle-v | vave PV | VM mo | de 1 (1 | 8-bit trar | nsfer at | crest) | (single | |
| | | | | | | | bu | ffer or o | double l | ouffer p | ossible |) | | | | |
| | | | | | | 1 | 0 1: Tri | angle-v | vave PV | VM mo | de 2 (1 | 8-bit tran | nsfer at | crest a | and | |
| | | | | | | | | | - | | double | | | | | |
| | | | | | | 1 | | - | | | de 3 (3) | 2-bit trar | nsfer at | trough |) fixed | |
| | | | | | | | 1 1: Se | | eration) | | | | | | | |
| b7 to b3 — | | (Resen | (bev | | | | | | | | write va | lue sho | uld be 0 | | | R/W |
| 68, 69 TPCS[1: | | | | er Sele | ct | - | 8 69 | a are n | | s. The | white ve | ae sno | | - | | R/W |
| | | | | | | | 0: ICLK | (syste | m clock |) | | | | | | |
| | | | | | | 0 | 1: ICLK | /2 (sys | tem clo | ck) | | | | | | |
| | | | | | | 1 | 0: ICLK | (/4 (sys | tem clo | ck) | | | | | | |
| | | | | | | | 1: ICLK | | | | | | | | | |
| b11, b10 — | | (Resen | | | | Т | hese bi | s are n | ead as | 0. The | write va | lue sho | uld be 0 | L | | R/W |
| b13, b12 CCLR[1 | :0] | Counte | er Clear | | | - | 13 b12 | | | | | | | | | |
| | | | | | | | 0: Cont | | | | GTPR. GPTn.(| OTOO | | | | |
| | | | | | | | | | | | GPTn.0 | | | | | |
| | | | | | | | | | | | ng in an | | | | | |
| | | | | | | | | | | | chroniz | | | | | |
| | | | | | | | | | ead as | | | | | | | |

Figure 3-1 GTCR Setting

General PWM Timer I/O Control Register (GTIOR):

GPTn.GTIOR sets the functions of the GTIOCnA and GTIOCnB pins (n = 0 to 3). Each channel has one GTIOCnA pin and one GTIOCnB pin.

| | | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|---------------|--------|--------|-------|----------|----------|----------|----------|----------|------|----------|-----------|----------|----|------|---------|----|-----|
| | Γ | OBH | OBD | | | 0.710 | DIC: 01 | | | OAH | OAD | | | OTIO | | | |
| | | LD | FLT | | | GHO | B[5: 0] | | | LD | FLT | | | GHO | A[5: 0] | | |
| Value after r | reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | | | | | | | | | | |
| Bit | Symbo | ol | Bit N | lame | | | | | De | scriptio | on | | | | | | R/W |
| b5 to b0 | GTIO/ | A[5:0] | GTI | OCnA F | in Fun | tion Se | elect | | Se | ee table | 17.5. | | | | | | R/W |
| b6 | OADF | LT | Outp | out Valu | ie at GT | IOCnA | Pin Co | unt Stop | o O(| utput va | lue is s | pecified | | | | | R/W |
| b7 | OAHL | .D | Outp | out Reta | ain at G | TIOCn/ | A Pin Co | ount | 0: | Registe | r settin | g is use | d | | | | R/W |
| | | | Star | t/Stop | | | | | 1: | Output | is retair | ned | | | | | |
| b13 to b8 | GTIO | B[5:0] | GTI | OCnB F | Pin Fun | ction Se | elect | | Se | ee table | 17.5. | | | | | | R/W |
| b14 | OBDF | LT | Outp | out Valu | ie at G1 | TOCnB | Pin Co | unt Stop | o Oi | utput va | lue is s | pecified | | | | | R/W |
| b15 | OBHL | D | Outp | out Reta | ain at G | TIOCnl | B Pin Co | ount | 0: | Registe | r settin | g is use | d | | | | R/W |
| | | | Star | t/Stop | | | | | 1: | Output | is retair | ned | | | | | |
| | | | | | | | | | | | | | | | | | |

Figure 3-2 GTIOR Setting



General PWM Timer Cycle Setting Buffer Register (GTPBR):

The first have to set the counter cycle from GTPR register and the GTPBR is the buffer for GTPR

General PWM Timer Compares Capture Register C (GTCCRC):

Set the compare match value.

General PWM Timer Dead Time Control Register (GTDTCR):

GTDTCR enables automatic setting of a negative-phase waveform with dead time.

From Fig. 3-3 the TDE have set to 1, compare match value of a negative-phase waveform with Dead time is automatically set to GPTn.GTCCRB and TDFER is also set to 1, TDBUE and TDBDE is also set to 1 that buffer operation enable.

| | | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|---------------|-------|-----|---------|---------|---------|---------|--------|-------|-----------|---------|----------|------------|-----------|---------|-----------|------|-----|
| | | _ | _ | _ | Ι | _ | _ | _ | TDF ER | | _ | TDB DE | TDB UE | | _ | _ | TDE |
| Value after r | eset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | | | | | | | | | | |
| Bit | Symb | ol | Bit Nam | ie | | | | Desc | ription | | | | | | | | R/W |
| b0 | TDE | | Negativ | e-Phas | e Wave | form Se | etting | 0: No | rmal op | eration | | | | | | | R/W |
| | | | | | | | | 1: Co | mpare i | match v | alue of | a nega | tive-pha | se wav | eform w | vith | |
| | | | | | | | | de | ad time | is auto | matical | ly set to | GPTn. | GTCCF | RB | | |
| b3 to b1 | _ | | (Reserv | ed) | | | | Thes | e bits ar | e read | as 0. T | he write | value s | hould b | oe 0. | | R/W |
| b4 | TDBU | JE | GTDVU | Buffer | Operati | on Ena | ble | 0: GF | Tn.GTI | OVU bu | ffer ope | eration is | s disable | ed | | | R/W |
| | | | | | | | | 1: GF | Tn.GTI | OVU bu | ffer ope | eration is | s enable | ed | | | |
| b5 | TDBD |)E | GTDVD | Buffer | Operati | on Ena | ble | 0: GF | Tn.GTI | OVD bu | ffer ope | eration is | s disable | ed | | | R/W |
| | | | | | | | | 1: GF | Tn.GTI | OVD bu | ffer ope | eration is | s enable | ed | | | |
| b7, b6 | _ | | (Reserv | ed) | | | | Thes | e bits ar | e read | as 0. T | he write | value s | hould b | oe 0. | | R/W |
| b8 | TDFE | R | GTDVD | Setting |) | | | 0: No | rmal op | eration | | | | | | | R/W |
| | | | | | | | | (G | PTn.GT | DVU a | nd GPT | n.GTD | /D oper | ate sep | oarately) |) | |
| | | | | | | | | 1: Th | e value | written | to GPT | n.GTD\ | /U is se | t to GP | Tn.GTD | VD | |
| b15 to b9 | _ | | (Reserv | ed) | | | | Thes | e bits ar | e read | as O. T | he write | value s | hould b | be 0. | | R/W |

Figure 3-3 GTDTCR Setting

General PWM Timer Dead Time Values Register (GTDVU):

Set the dead time value.

General PWM Timer Dead time Buffer Register (GTDBU):

This register is GTDVU buffer.

General PWM Timer Buffer Enable Register (GTBER):

GTBER makes settings for buffer operation. GTBER should be set while GTCNT operation is stopped.



| | | | | | | | | | | | • | | | | | | |
|----------|-------------|-------|-----------|----------|----------|-------|-----------|-----|-----------|---------|------------|----------|--------|-------|--------|--------|--------|
| | | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| | | _ | ADT DB | ADTT | B[1:0] | _ | ADT DA | ADT | TA[1:0] | _ | CCR SWT | PR[| 1:0] | CCR | B[1:0] | CCR | A[1:0] |
| Value at | fter reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | Symbo | ol | Bit Nan | ne | | | | | Descript | ion | | | | | | | R/W |
| b1, b0 | CCRA | [1:0] | GTCCF | RA Buff | er Oper | ation | | | b1 b0 | | | | | | | | R/W |
| | | | | | | | | | 0 0: Buff | er opei | ration is | not per | formed | | | | |
| | | | | | | | | | 0 1: Sind | | | | | | 0 | | |
| | | | | | | | | | | | CCRC) | | | | - | | |
| | | | | | | | | | 1 x: Dou | | | ation (G | PTn G | TCCRA | - | | |
| | | | | | | | | | | | | | | | | | |
| b3, b2 | CCRB | [4:0] | GTCCF | | or Open | otion | | | | | | | 0100 | 110) | | | R/W |
| D3, D2 | CURB | [1.0] | GICC | | er Oper | auon | | | b3 b2 | | | | | | | | POW |
| | | | | | | | | | 0 0: Buff | | | | | | | | |
| | | | | | | | | | 0 1: Sing | | | ition (G | PIn.GI | CCRB | 0 | | |
| | | | | | | | | | | | CCRE) | | | | | | |
| | | | | | | | | | 1 x: Dou | | | | | | 3⇔ | | |
| | | | | | | | | | GP' | In.GTC | CCRE ⇔ | GPTn. | GTCC | RF) | | | |
| b5, b4 | PR[1:0 | 0] | GTPR | Buffer (| Operatio | n | | | b5 b4 | | | | | | | | R/W |
| | | | | | | | | | 0 0: Buff | er opei | ration is | not per | formed | | | | |
| | | | | | | | | | 0 1: Sing | le buff | er opera | tion (G | PTn.GT | TPR ⇔ | GPTn.0 | STPBR) |) |
| | | | | | | | | | 1 x: Dou | ble buf | fer opera | ation (G | PTn.G | TPR ⇔ | GPTn. | GTPBR | t |
| | | | | | | | | | 0 | SPTn.G | STPDBR | () | | | | | |
| | | | | | | | | | | | | | | | | | |

From Fig. 3-4 The PR bits set 0x03 that GTPR is double buffer operation.

Figure 3-4 GTBER Setting

General PWM Timer Output Negate Control Register (GTONCR):

GTONCR controls negate of the GTIOCnA pin output and GTIOCnB pin output.

From Fig. 3-5 the OAE and OBE bits should set to 1, GTIOCnA and GTIOCnB Pin output enable.


| _ | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|--------------------|-----|-----|-----|-----|-----|-----|----|-----|----|-----|-------|----|-----|-----|-----|-----|
| | OBE | OAE | _ | SWN | | - | _ | NFV | | NFS | [3:0] | | NVB | NVA | NEB | NEA |
| Value after reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 3-5 GTONCR Setting




4. Experiment Result

Fig. 4-1 to Fig. 4-3 the f_{sw} is 20 kHz. Dead time is 2*us*, Fig. 4-1 is GPT for 25% duty; Fig. 4-2 is GPT for 50% duty; and Fig. 4-3 is GPT for 75% duty.








4-3 GPT output for 75% duty

Fig. 4-4 shows the synchronized operation between GPT2 and GPT3.



4-4 Synchronized operation between GPT2 and GPT3

5. Conclusion

From experimental result, we can use General PWM Timer for Saw-Wave One-Shot Pulse Mode control.

Website and Support

Renesas Electronics Website <u>http://www.renesas.com/</u>



RX62T

Inquiries

http://www.renesas.com/inquiry

All trademarks and registered trademarks are the property of their respective owners.



Revision Record

| | | Descript | lion | |
|------|---------------|----------|----------------------|--|
| Rev. | Date | Page | Summary | |
| 1.00 | October.01.11 | _ | First edition issued | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.
 In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function
 - are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.
- 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access
 these addresses; the correct operation of LSI is not guaranteed if they are accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal.
 Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

— The characteristics of an MPU or MCU in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

 All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.

 Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product to reach renesas Electronics. Renesas Electronics is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronics applications;
 - personal electronic equipment; and industrial robots. "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics

Refer to "http://www.renesas.com/" for the latest and detailed information



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

 Renesse Electronics America Inc.

 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.

 Tei: +1-408-588-0000, Fax: +14-08-588-6130

 Renesse Electronics Canada Limited

 1011 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada

 Tei: +1-905-888-5441, Fax: +1-905-898-3220

 Renesse Electronics Europe Limited

 Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K

 Tei: +44-1628-585-100, Fax: +444-1628-585-900

 Renesse Electronics Europe GmbH

 Arcadiastrasse 10, 40472 Düsseldorf, Germany

 Tei: +49-211-65030, Fax: +449-211-6503-1327

 Renesse Electronics (China) Co., Ltd.

 Th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China

 Tei: +49-214-55030, Fax: +482-2835-7670

 Renesse Electronics (Shanghai) Co., Ltd.

 Unit 204, 205, AzIA Center, No. 1233 Luijazui Ring Rd., Pudong District, Shanghai 200120, China

 Tei: +492-14-5877-1818, Fax: +852-1-6887-7858

 Renesse Electronics Fung Kong Limited

 Unit 101-103, 10FF, Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong

 Tei: +862-24175-9700

 Renesse Electronics Taiwan Co., Ltd.

 137, No. 363, Fu Shing North Road, Taipei, Taiwan

 Tei: +862-24175-9900, Fax: +863 2-4175-9870

 Renesse Electron