

# RSSKRX23E-B Board Control Program

# Introduction

Renesas Solution Starter Kit for RX23E-B (hereafter, referred to as RSSKRX23E-B) is a solution kit to make it possible to easily evaluate Analog Front End (hereafter, referred to as AFE), 24 bit  $\Delta$ - $\Sigma$ A/D converter (hereafter, referred to as DSAD), and 16 bit D/A converter (hereafter, referred to as R16DA) equipped in 32 bit MCU with high performance and high efficiency, RX23E-B.

This program operates at MCU RX23E-B on the RSSKRX23E-B board, communicates with QE for AFE via USB-UART, and provides functions to set registers of AFE, DSAD, and R16A, start and stop A/D conversion, and acquire and transmit the A/D conversion value based on the command from QE for AFE.

With this program, users can evaluate the AFE, DSAD, and R16DA without writing their own programs.



Figure for System connection

# **Target Device**

RX23E-B (R5F523E6LDFP)



# Contents

1.	Overview	.4
2.	Operating Conditions	.5
3.	Package Contents	.5
4.	Related Documents	.5
5.	QE for AFE Communication Specification	.6
5.1	Serial Communication Setting	. 6
5.2	Sequence	. 6
5.3	Endian	.7
5.4	Packet Structure	. 8
5.5	Command Details	. 9
5.5.1	Negotiation	. 9
5.5.2	Read	11
5.5.3	8 Write	11
5.5.4	Run	12
5.5.5	5 Stop	12
5.5.6	Data Transmission	13
5.5.7	' User Value Setting	14
5.5.8	B Extra Information	14
5.5.8	8.1 SPS Information	15
5.5.8	3.2 Data Transmission Information	15
5.5.8	3.3 DSAD Error Information	15
5.5.8	8.4 Part Number Information	16
5.5.8	8.5 Text Information	16
5.5.8	3.6 User Button Status	16
6.	QE for AFE Communication Module	
6.1	Overview	
6.2	Peripheral Functions Used	
6.3	Communication Module Composition	
6.3.1	· ·	
6.3.2	2 Macro Definitions	23
6.3.3	Structures and Unions	25
6.3.4	Function List	28
7.	Program Explanation	
7.1	Overview	
7.2	Acquisition and Transmission of DSAD Conversion Result	36



7.3	Peripheral Functions and Pins	
7.3.1	Analog Front End (AFE) and 24-bit $\Delta$ - $\Sigma$ A/D Converter (DSAD0)	
7.3.2	2 16-bit D/A Converter (R16DA)	41
7.3.3	Data Transfer Controller (DTC)	
7.3.4	Data Operation Circuit (DOC)	
7.3.5	Serial Communication Interface (SCI1) and DMA Controller (DMAC)	
7.3.6	Interrupt Controller (ICU)	
7.3.7	I/O Port (PORT)	45
7.4	Program Configuration	
7.4.1	Source File Configuration	
7.4.2	Macro Definitions	
7.4.3	Structures and Unions	
7.4.4	Functions	
8.	Importing a Project	55
8.1	Importing a Project into e2 studio	55
8.2	Importing a Project into CS+	56
9.	Memory Usage	57
9.1	Build Conditions	57
9.2	Memory Usage	57
Revis	sion History	



# 1. Overview

This program operates at MCU RX23E-B on the RSSKRX23E-B board, communicates with QE for AFE in UART via USB, and provides functions to set registers of AFE, DSAD, and R16DA, start and stop A/D conversion, and Tabacquire and transmit the A/D conversion value based on the command from QE for AFE. Figure 1-1 shows the data flow related to QE for AFE communication.



Figure 1-1 This Program and Data Flow

The following describes the data flow (1) and (2) in Figure 1-1.

(1) Command and response from/to QE for AFE

The data which SCI1 received from QE for AFE are transferred to the receive ring buffer from SCI1 by DMAC1. The program acquires and analyzes the data stored in the receive ring buffer in units of packets. According to the command in the packet, the program sets registers of AFE, DSAD, and R16DA, starts and stops A/D conversion, stores the response packet in the transmit ring buffer, and transmits it to QE for AFE from SCI1 by using DMAC0.

(2) Transmission of DSAD0 conversion value

With completion of A/D conversion (ADI0) as a trigger, DTC stores the A/D conversion result of DSAD0 in the A/D conversion value transmission packet, and DMAC0 is set to transfer the A/D conversion value transmission packet. DMAC0 transmits the A/D conversion value transmission packet from SCI1 to QE for AFE. Additionally, DTC sets the A/D conversion result in the data operation circuit (DOC) in order to extract the A/D conversion error information from the acquired A/D conversion result.



# 2. Operating Conditions

Table 2-1 shows the operating conditions.

#### Table 2-1 Operating Conditions

Item	Description			
Board	RSSKRX23E-B Board (RTK0ES1001C00001BJ)			
MCU	RX23E-B (R5F523E6BDFM)			
	Power voltage (VCC, AVCC0): 5V			
	Operating frequency (ICLK): 32MHz			
	Peripheral operating frequency (PCLKB, PCLKC): 32MHz			
	DSAD0 operating frequency (fop): 16MHz			
	DSAD0 modulator clock frequency (f <sub>MOD</sub> ): 4MHz			
IDE	Renesas e <sup>2</sup> studio Version 2023-04			
	Renesas RX Smart Configurator V23.4.0			
Tool Chain	Renesas CC-RX V3.05.00			
Emulator	E2 Emulator Lite			
PC Program	QE for AFE V2.1.1			

## 3. Package Contents

The package contents are shown in Table 3-1.

#### Table 3-1 Package Contents

File/folder name	Description
r01an6364jj0100-rx23e-b.pdf	This document (Japanese)
r01an6364ej0100-rx23e-b.pdf	This document (English)
rx23eb_rssk_fw.mot	Firmware binary file written at the board shipment
rx23eb_qe	Communication module source
rx23eb_rssk_fw	This sample project
readme_j.txt	Package explanation (Japanese)
readme_e.txt	Package explanation (English)

# 4. Related Documents

- R01UH0972 RX23E-B Group User's Manual: Hardware
- R20UZ0108 RSSKRX23E-B User's Manual



# 5. **QE for AFE Communication Specification**

This chapter describes specifications of communication with QE for AFE.

# 5.1 Serial Communication Setting

## Table 5-1 Serial Communication setting

Item	Setting
Method	Asynchronous mode (UART)
Transfer rate	Up to 4Mbps
Data length	8 bits
Parity	None
Stop bit	1

## 5.2 Sequence

Figure 5-1 shows the communication sequence.

In the normal communication sequence, the RX23E-B program returns a response for a command from QE for AFE. When the command is supported by the program, the response is ACK. When the command is not supported, the response is NACK.

QE for AFE sends a Negotiation command at first, then receives the functions that the RX23E-B program supports. Following this, QE for AFE sends only commands that the program supports.

Acquisition of A/D conversion values and measurement values is performed in a different sequence. When QE for AFE sends a Run command, the RX23E-B program continues transmitting data packets of A/D conversion values or measurement values until it receives a Stop command.



#### **Figure 5-1 Communication Sequence**



# 5.3 Endian

The order of communicating multibyte data is based on the MCU endian setting. Table 5-2 shows the order of communicating multibyte data for each endian setting.

## Table 5-2 Order of multibyte data

Data Size	Endianness	Data				
		Byte0	Byte1	Byte2	Byte3	
4bytes	Value	0x654321FF				
	Little	0xFF	0x21	0x43	0x65	
	Big	0x65	0x43	0x21	0xFF	
3bytes	Value	0x4321FF				
	Little	0xFF	0x21	0x43	-	
	Big	0x43	0x21	0xFF	-	
2bytes	Value	0x21FF				
	Little	0xFF	0x21	-	-	
	Big	0x21	0xFF	-	-	

Note: QE for AFE V2.1.1 supports only little endian.



# 5.4 Packet Structure

There are two packet structures, normal and extended packets. Table 5-3 shows the packet structure, Table 5-4 shows the header bit constitution, and Table 5-5 lists the commands in the header.

#### Table 5-3 Packet Structure

Offset [Byte]		Contents	Description		
Normal	Extended				
0		Header	Packet header, see Table 5-4		
+1		Data length	Attached data byte counts H'00 – H'FE If it exceeds H'FE, set H'FF and specify the data length (number of bytes) in the following 4 bytes.		
-	+2	Extended data length	Data length if the above data length exceeds H'FE.		
+2	+6	Data	Data. Defined for each command		

#### Table 5-4 Header Constitution

bit	Name	Description			
b7-b6	Identifier	B'10			
b5	Туре	0: Request, 1: Response			
b4	ACK/NACK	Request Packet: 0			
		Response Packet			
		0: ACK			
		1: NACK			
b3-b0	Command	See Table 5-5			

#### **Table 5-5 Command List**

Value	Command	Description
H'0	Negotiation	Acquire supported functions
H'1	Read	Read registers
H'2	Write	Write registers
H'3	Run	Start data acquisition
H'4	Stop	Stop data acquisition
H'5-H'7	-	Reserved
H'8	User Value Setting	Set user setting value
H'9	Data Transmission	Request data transmission
H'A	Extra Information	Acquire extra information
H'B-H'F	-	Reserved



## 5.5 Command Details

# 5.5.1 Negotiation

QE for AFE sends this command to request supported functions, and the RX23E-B program returns them. Table 5-6 shows the packet structure, and Table 5-7 shows information on the supported functions.

#### **Table 5-6 Negotiation Command Packet Structure**

Туре	Header	Data length	Data
Request	H'80	H'00	-
Response	H'A0	H'07	Information on supported functions (see Table 5-7)



#### **Table 5-7 Information on Supported Functions**

Offset	Supported function	bit	Name	Description
+0	Function 1	b7	Endianness	Endian <sup>Note1</sup>
				0: Little
				1: Big
		b6-b3	-	Reserved (0)
		b2	Read	Register reading support
				0: Not supported
				1: Supported
		b1	Write	Register writing support
				0: Not supported
				1: Supported
		b0	-	Reserved (0)
+1	Function 2	b7	User Value 7	User value <sup>Note2</sup> usage
		b6	User Value 6	0: Disable
		b5	User Value 5	1: Enable
		b4	User Value 4	
		b3	User Value 3	
		b2	User Value 2	
		b1	User Value 1	
		b0	User Value 0	
+2	Function 3	b7-b6	Data Ch0	Transmission data type Note3
		b5-b4	Data Ch1	B'00: None
		b3-b2	Data Ch2	B'10: DSAD A/D conversion value (integer)
		b1-b0	Data Ch3	B'11: Measurement value (float)
+3	Function 4	b7-b6	Data Ch4	
		b5-b4	Data Ch5	
		b3-b2	Data Ch6	
		b1-b0	Data Ch7	
+4	Function 5	b7-b6	Data Ch8	
		b5-b4	Data Ch9	
		b3-b2	Data Ch10	
		b1-b0	Data Ch11	
+5	Function 6	b7-b6	Data Ch12	
		b5-b4	Data Ch13	
		b3-b2	Data Ch14	
		b1-b0	Data Ch15	
+6	Function 7	b7	User button 7	User button Note4 usage
		b6	User button 6	0: Not used
		b5	User button 5	1: Used
		b4	User button 4	
		b3	User button 3	1
		b2	User button 2	
		b1	User button 1	1
		b0	User button 0	1

Notes: 1. QE for AFE V2.1.1 supports Little Endian only.

2. User Values on QE for AFE are displayed as 1 to 8.

3. Mixture of different data types is not supported except for None (B'00).

4. User Buttons on QE for AFE are displayed as 1 to 8.



## 5.5.2 Read

Reads the value at the address in the MCU that QE for AFE specifies. QE for AFE specifies the start address and the number of data to read. The RX23E-B program returns the value of the specified number of data from the specified start address. The unit of reading is 4 bytes.

Table 5-8 shows the packet structure of Read command.

Table 5-8	Read	Command	Packet	Structure
-----------	------	---------	--------	-----------

Туре	Header	Data length	Data			
Request	H'81	H'05	Start Address Number to read: N (0 < N < 32)		2)	
			(4byte) (1byte)			
ACK	H'A1	4+4N	Start Address	Register 1		Register N
Response		(0 < N < 32)	(4byte)	(4byte)		(4byte)
NACK	H'B1	H'00	-		•	
Response						

## 5.5.3 Write

Writes the value to the address specified by QE for AFE. QE for AFE specifies the start address and the value to write in 4-byte unit. The RX23E-B program returns the result of writing.

Table 5-9 shows the packet structure of Write command.

<b>Table 5-9 Write Command P</b>	Packet Structure
----------------------------------	------------------

Туре	Header	Data length	Data		
Request	H'82	4+4N	Start Address	Register 1	 Register N
ACK	H'A2	(0 < N < 32)	(4byte)	(4byte)	(4byte)
Response					
NACK	H'B2	H'00	-		
Response					



## 5.5.4 Run

QE for AFE requests to start measurement, and the RX23E-B program starts measurement processing and returns a response packet. If the data transmission Option is enabled, the RX23E-B program sends the measurement results in data transmission packets.

Table 5-10 and Table 5-11 show the packet structure of Run command.

#### Table 5-10 Run Command Packet Structure

Туре	Header	Data length	Data
Request	H'83	H'01	Option
ACK	H'A3		(1Byte)
Response			
NACK	H'B3		
Response			

## **Table 5-11 Run Command Option**

Name	bit	Description		
Option	b7-b1	reserved (0)		
information	b0	Data transmission		
		0: Enable		
		1: Disable		

## 5.5.5 Stop

QE for AFE requests to stop measurement, and the RX23E-B program stops the measurement processing and returns a response packet. If data transmission is enabled with Run command, the program stops sending data transmission packets.

Table 5-12 shows the packet structure of Stop command.

#### **Table 5-12 Stop Command Packet Structure**

Туре	Header	Data length	Data
Request	H'84	H'00	-
ACK	H'A4	-	
Response			
NACK	H'B4	-	
Response			



## 5.5.6 Data Transmission

The RX23E-B program sends A/D conversion values or measurement values of the available channels in Negotiation response. Table 5-13 shows the packet structure, and Table 5-15 shows the data structure.

When the transmission data type is A/D conversion value, the program can support the extended packet structure shown in Table 5-14. In the extended packet structure, the data size of the A/D conversion value to send is specified with Data Transmission information in Extra Information described later. If the user required data length exceeds 254 (H'FE), specify it H'FF and data length which is up to 4 bytes. If the user cannot specify it, set it to H'01.

#### Table 5-13 Data Transmission Packet Structure

Header	Data length	Data			
H'A9	1+4N	Channel	Data 1	Data 2	 Data N
	(1byte)	(1byte)	(4bytes)	(4bytes)	(4bytes)

#### Table 5-14 Data Transmission Extended Packet Structure for A/D Conversion Value Transmission

Format	Header	Data ler	Data length				
1	H'A9	1+N×da	1+N×data size		Data1	Data 2	 Data N
		(1byte)		(1byte)			
2		H'01 (data length unfixed)					
		(1byte)	(1byte)				
3		H'FF	H'FF 1+N×data size				
		(1byte)	(4byte)				

#### Table 5-15 Data Structure

Name	bit	Description				
		DSAD A/D conversion value	Measurement value			
Channel	b7-b5	DSAD No. 0: DSAD0 Others: reserved	0			
	b4	Packet structure information 0: Data Transmission packet structure 1: Data Transmission extended packet structure				
	b3-b0	DSAD channel No.: 0 - 7	Channel No.: 0 - 15			
data1dataN	-	A/D conversion value	Measurement value			



# 5.5.7 User Value Setting

Sets the user setting value that is enabled in Negotiation response in single precision floating point format.

Туре	Header	Data length	Data		
			User value No.	Value	
Request	H'88	H'05	0 - 7	User setting value (float format)	
ACK	H'A8		(1byte)	(4bytes)	
Response					
NACK	H'B8	H'01		-	
Response					

#### Table 5-16 User Value Setting Command Packet Structure

# 5.5.8 Extra Information

Acquires extra information that the program can provide. The type of extra information is defined as Class. Table 5-17 shows the packet structure, and Table 5-18 lists each Class of extra information.

Туре	Header	Data length	Data	
Request	H'8A	H'02	Class (2byte)	-
ACK Response	H'AA	(1Byte)	Class (2Byte)	Class information
NACK Response	H'BA	H'02	Class (2Byte)	-
		H'00 <sup>Note</sup>	-	•

Note: If no extra information is supported, the data length of NACK response is 0.

## Table 5-18 Class List

Class		Description
Value	Name	
H'0001	SPS Information	Returns transmission rate of measurement value per channel.
H'0002	Data Transmission Information	If transmission data type for the channel is A/D conversion value in Negotiation response, returns data size of the extended packet structure as byte counts.
H'0003	DSAD Error Information	If A/D transmission data size is 3 bytes, returns DSAD error information.
H'000E	Part Number Information	Returns device model name in ASCII character string.
H'000F	Text Information	Returns RX23E-B program information in ASCII character string.
H'0010 ~H'0017	User Button Status	Returns the status of user button operation.
Others	-	Reserved



## 5.5.8.1 SPS Information

When the transmission data type is measurement value in Negotiation response, acquires the transmission rate of measurement value for each channel. The data format of the transmission rate is single precision floating point format, and the data disabled channel are represented by NaN.

**Table 5-19 SPS Information Packet Structure** 

Туре	Header	Data length	Data	Data			
			Class	Transm	ission rate	[SPS]	
Request	H'8A	H'02	H'0001	-			
ACK Response	H'AA	H'42		ch.0 (4byte)	ch.1 (4byte)		ch.15 (4byte)

## 5.5.8.2 Data Transmission Information

When the transmission data type is A/D conversion value in Negotiation response, acquires the data size of each channel to be transmitted in data transmission extended packet structure as byte counts.

Table 5-20 Data Transmission Information Packet Structure

Туре	Header	Data length	Data				
			Class	Data tra size	nsmission	extended packet struct	ure data
Request	H'8A	H'02	H'0002	-			
ACK Response	H'AA	2+N		ch.0 (1byte)	ch.1 (1byte)		ch.(N-1) (1byte)

## Table 5-21 Data Size of Data Transmission Extended Packet Structure

Name	bit	Description
ch.n	b7-b4	Reserved (0)
	b3-b0	Byte counts of A/D conversion value

## 5.5.8.3 DSAD Error Information

When the transmission data type in Navigation response is A/D conversion value and the transmission data size is 3 bytes, extracts the information on DSAD conversion errors that occur during A/D conversion after A/D conversion stops.

#### Table 5-22 DSAD Error Information Packet Structure

Туре	Header	Data length	Data				
			Class	DSAD c	onversion	error information	
Request	H'8A	H'02	H'0003	-			
ACK Response	H'AA	2+N		ch.0 (1byte)	ch.1 (1byte)		ch.(N-1) (1byte)

#### Table 5-23 DSAD Conversion Error Information

Name	bit	Description
ch.n	b7-b4	Reserved (0)
	b3-b0	DSAD conversion error cumulative information for each channel



## 5.5.8.4 Part Number Information

Acquires the device model name of RX23E-B in ASCII character string.

## Table 5-24 Part Number Information Packet Structure

Туре	Header	Data length	Data	
			Class	Device model name
Request	H'8A	H'02	H'000E	-
ACK Response	H'AA	H'0E		ASCII character string

## 5.5.8.5 Text Information

Acquires the information defined by the RX23E-B program in ASCII character string. The maximum length of ASCII character string is 253 bytes.

#### **Table 5-25 Text Information Packet Structure**

Туре	Header	Data length	Data	
			Class	Class information
Request	H'8A	H'02	H'000F	-
ACK	H'AA	2+ASCII		ASCII character string
Response		character		
		string length		

#### 5.5.8.6 User Button Status

Sets and acquires the status of User Button. The lower 3 bits of the Class information indicate the Button number.

#### Table 5-26 User Button Status Packet Structure

Туре	Header	Data length	Data	
			Class	Class information
Request	H'8A	H'03	H'0010~	User Button status
ACK Response	H'AA		H'0017	(1byte)

#### Table 5-27 User Button Status

Name	bit	Description
-	b7-b4	Reserved (0)
User Button Status	b3-b0	0: off
		1: on, QE for AFE normally sends "on".



# 6. **QE for AFE Communication Module**

QE for AFE communication module (hereafter, referred to as communication module) performs communication processing based on "5. QE for AFE Communication Specification". The communication module uses one SCI channel and two DMAC channels to transmit/receive packets. It is also possible to detect transmission timeout by using one CMT.

The communication module is set with r\_qe\_cfg.h, and peripheral functions are set with Smart Configurator.

User data definitions for user program extension are set with st\_qe\_api\_t structure in r\_qe\_cfg\_typedef.h. User defined processes such as judgement of command acceptability and reading/writing user data described above are performed by user functions in r\_qe\_api\_user.c corresponding to each command.

## 6.1 Overview

Figure 6-1 shows an example of using communication module API functions and the relation to peripheral functions.



Figure 6-1 Example of Communication Module Usage and Peripheral Functions

Communication with QE for AFE is performed in the asynchronous mode , and the received data are transferred from SCI to the receive ring buffer, and the transmission data are transferred from the transmit ring buffer to SCI by each DMAC respectively. Each ring buffer is secured by the communication module.

It is possible to check the communication module status and exchange data with user programs via st\_qe\_api\_t type structure variables by adding user defined members to st\_qe\_api\_t structure variables.

The following describes an example of user program that uses communication module API functions shown in Figure 6-1.



#### Initialization and reception start

Starts initialization of the communication module with R\_QE\_Init function and starts reception with R\_QE\_RxStart function.

#### Packet processing

Received packet processing

Acquires the received packet stored in the receive ring buffer with R\_QE\_AnalysisReceivePacket function, processes it corresponding to the command, and stores the response packet in the transmit ring buffer.

#### Transmission data packet processing

If the variable flag.tx\_flag, member of the st\_qe\_api\_t structure is set, and there are transmission data, creates a data transmission packet and stores it in the transmit ring buffer with R QE SetTransmissionPacket function.

#### R\_QE\_SetTransmissionPacket

Transmission processing

When a transmission packet is stored in the transmit ring buffer, performs transmission start settings with R\_QE\_TxStart function. If transmission timeout is used, resets and starts CMT at transmission start settings, and stops CMT at the detection of transmission completion.

#### Transmission error processing

Detects transmission errors including transmission timeout with R\_QE\_IsTxError function, and resets the transmission processing with R\_QE\_Reset function if a transmission error occurs.



With R\_QE\_AnalysisReceivePacket function, executes user functions corresponding to each command and creates an ACK or NACK response packet according to the return value of each user function. The user functions judge whether the command is acceptable or unacceptable and process it. Figure 6-2 shows a flowchart of R\_QE\_AnalysisReceivePacket function.

For user functions corresponding to each command, see Table 6-13.



Figure 6-2 R\_QE\_AnalysisReceivePacket Function Flowchart



Asynchronous mode

# 6.2 Peripheral Functions Used

The communication module uses one SCI channel and two DMAC channels to transmit/receive packets. It is also possible to detect transmission timeout by using one CMT. The channel selections for peripheral functions to use is specified with  $r_qe_cfg.h$ . For the details, see Table 6-5.

Operation settings for peripheral functions are performed by Smart Configurator. The followings show Smart Configurator settings which the communication module is based on.

#### **Table 6-1 SCI Settings**

Operation mode: Transmission/reception Setting Item Start bit edge detection setting Falling edge on RXD1 pin Data length setting 8 bits Parity setting None Stop bit length setting 1 bit LSB-first Transfer direction setting Transfer clock (Determined on user program conditions) Transfer rate setting Bit rate Enable modulation duty correction SCK1 pin function Noise filter setting Hardware flow control setting Data handling Transfer data handling Data handled by DMAC setting Receive data handling Data handled by DMAC Interrupt Enable reception error interrupt (ERI1) Not used setting TXI1, RXI1, TEI1, ERI1 priority Level 0 (Determined on user program conditions) Callback function setting Not used



## Table 6-2 DMAC Settings

ltem		Setting	
		For Reception	For Transmission
Transfer	Activation source	SCIx (RXIx)	SCIx (TXIx)
setting	Activation source flag control	Clear interrupt flag of the activa	ation source
	Transfer mode	Free running mode	Free running mode
	Transfer data size	8 bits	•
	Transfer count / Repeat size / Block size	-	(Setting on execution)
Source address	Source address	Address of SCIx.RXDx Fixed	(Setting on execution) Incremented
setting	Specify the transfer source as extended repeat area	-	Enable
	Extended repeat area		Adjust to module settings Note
Destination address	Destination address	(Set by the program) Incremented	Address of SCIx.TXDx Fixed
setting	Specify the transfer destination as extended repeat area	Enable	-
	Extended repeat area	Adjust to module settings Note	
Interrupt set	ting	Not used	•

Note: Adjust to the setting value of D\_QE\_CFG\_TX\_RINGBUF\_SIZE of r\_qe\_cfg.h shown in Table 6-5.

#### Table 6-3 CMT Settings

PCLKB: 32MHz

Item		Setting
Count clock setting		PCLKB/512
Compare match	Interval value	1000ms
setting	Compare match interrupt (CMIx)	Enable
		Priority: Level 0 (disabled)



# 6.3 Communication Module Composition

## 6.3.1 File Composition

Table 6-4 shows the file configuration of the module. Users can customize the files that are indicated as "User extension: Enable" in this table.

#### Table 6-4 File Composition

File Name	Description	User extension
r_qe_api_user.c	Communication module user functions	Enable
r_qe_api.c	Communication module API	Disable
r_qe_api.h		
r_qe_cfg_thpedef.h	Communication module information structure st_qe_api_t definition	Enable
r_qe_cfg.h	Communication module settings	Disable
r_qe_packet.h	Packet structure definition	
r_qe_sc_if.h	Function definitions generated by Smart Configurator	
r_ring_buffer_control_api.c	Ring buffer module	
r_ring_buffer_control_api.h	Ring buffer module header file	



## 6.3.2 Macro Definitions

The following macros are used to perform settings of the communication module according to the user system.

## Table 6-5 r\_qe\_cfg.h Definitions (1/2)

Definition name	Description
D QE CFG TX RINGBUF SIZE	Byte counts of transmit ring buffer, a power of two
D QE CFG RX RINGBUF SIZE	Byte counts of receive ring buffer, a power of two
D QE CFG FORMAT REV	Communication specification revision. Specify 3.
D QE CFG READ	Read command support
	0: Not supported
	1: Supported
D QE CFG WRITE	Write command support
	0: Not supported
	1: Supported
D QE CFG USER VAL0	User Value
D_QE_CFG_USER_VAL1	0: Not used
D_QE_CFG_USER_VAL2	1: Used
D_QE_CFG_USER_VAL3	
D_QE_CFG_USER_VAL4	
D_QE_CFG_USER_VAL5	
D_QE_CFG_USER_VAL6	
D_QE_CFG_USER_VAL7	
D_QE_CFG_EX_SPS	SPS information
	0: Not used
	1: Used
D_QE_CFG_EX_USER_BTN0	User Button
D_QE_CFG_EX_USER_BTN1	0: Not used
D_QE_CFG_EX_USER_BTN2	1: Used
D_QE_CFG_EX_USER_BTN3	
D_QE_CFG_EX_USER_BTN4	
D_QE_CFG_EX_USER_BTN5	
D_QE_CFG_EX_USER_BTN6	
D_QE_CFG_EX_USER_BTN7	
D_QE_CFG_CH0	Transmission data type <sup>Note</sup>
D_QE_CFG_CH1	0x0: Not transmitted
D_QE_CFG_CH2	0x2: A/D conversion value (integer)
D_QE_CFG_CH3	0x3: Measurement value (float)
D_QE_CFG_CH4	
D_QE_CFG_CH5	
D_QE_CFG_CH6	
D_QE_CFG_CH9	
D_QE_CFG_CH10	
D_QE_CFG_CH11 D_QE_CFG_CH12	
D QE CFG CH13	•
D_QE_CFG_CH13 D_QE_CFG_CH14	
D QE CFG CH14	
D_QE_CFG_CFI3	

Note: Mixture of different data types is not available except for 0x0.



# Table 6-6 r\_qe\_cfg.h Definitions (2/2)

Definition name	Description
D_QE_CFG_TXT_INFO	Text of extra information, ASCII character string of 253 bytes or
	lower
D_QE_CFG_TXERRCHK_EN	Transmission error check
	0: Not checked
	1: Checked
D_QE_CFG_TIMEOUT	Transmission error detection method
	0: Timmer (CMT)
	1: Detection of CTS signal
D_QE_CFG_SCI	SCI channel number
D_QE_CFG_DMAC_RX	DMAC channel number for reception
D_QE_CFG_DMAC_TX	DMAC channel number for transmission
D_QE_CFG_CMT	CMT channel number



# 6.3.3 Structures and Unions

Table	6-7	r_qe_	cfg	_typedef.h
-------	-----	-------	-----	------------

			st_qe_api_t Communication module information					
Description		00						
Member	Туре		Name	Description				
	union		flag	Flag for API operation control				
	uint8_t		byte	Entire flag				
	struct		bit	Access in bit units				
	uint8	_t:1	tx_flag	Data transmission enable flag				
	uint8_t		dsad_err[D_QE_DSAD_CH_NUM]	DSAD conversion error information storage array for DSAD error information				
uint8_t			burst_tx[D_QE_DSAD_CH_NUM]	A/D conversion value data size storage array for burst transmission information				
	float		sps[16]	Transmission rate storage array for SPS information				
	union		button	Button status				
	uint8_t		buttons	Entire status				
	struct		bit	Access in bit units				
	int8_t:	1	b0	Button 0 status				
	int8_t:	1	b1	Button 1 status				
	 int8_t:1 int8_t:1		b2	Button 2 status				
			b3	Button 3 status				
	int8 t:1		b4	Button 4 status				
	int8_t:	1	b5	Button 5 status				
	int8_t:	1	b6	Button 6 status				
	int8_t:	1	b7	Button 7 status				

Note: D\_QE\_DSAD\_CH\_NUM is defined according to the module settings of r\_qe\_cfg.h.

# Table 6-8 r\_ring\_buffer\_control\_api.h

Structure typ	be name	st_ring_buf_t				
Description		Ring buffer management				
Member	Туре		Name		Description	
	uint8_t *		buf		Pointer to buffer	
	size_t		length		Buffer length	
	uint32_t		r_index		Read index	
	uint32_t		w_index		Write index	



# Table 6-9 r\_qe\_packet.h (1/2)

Structure type name		st_qe_userval_t					
Description		User V	User Value Setting command packet data				
Member	Туре		Name	Description			
	uint8_t		no	User variable number			
	float		fval	User variable			
Union type	name	u_data	_t				
Description	1	Packet	data part				
Member	Туре		Name	Description			
	uint8_t		buf[255]	Entire data array			
	struct		r_req	Read request data			
	uint32	_t *	p_start_addr	Start address			
	uint8_t		num	Number to read			
	struct		w_req	Write request data			
	uint32	_t *	p_start_addr	Start address			
	uint32	_t	w_data[32]	Data array to write			
	struct		rw_rsp	Read/Write response data			
	uint32	_t *	p_start_addr	Start address			
	uint32	_t	reg[32]	Data array to read			
	struct		tx_mes	Measurement value transmission data			
	uint8_	t	ch	Channel			
	float		fdata[32]	Data part of data transmission packet for			
				measurement value			
	struct		tx_dsad	A/D conversion value transmission data			
	uint8_	t	ch	Channel			
	uint32_t		data[32]	Data part of data transmission packet for A/D conversion value			
	st_qe_us	serval_t	user_val	User Value Setting data			
	struct		ex	Extra Information data			
	uint16	_t	cls	Class			
	union		info	Each class data of extra information			
	uint	3_t	data[253]	Entire data of each class response			
	float		sps[16]	Transmission rate array of SPS information			
	uint	3_t	burst_tx[16]	Data size array for burst transmission information			
	uint	3_t	dsad_err[16]	DSAD error information array for DSAD error information			
	char	-	text[253]	Text information in ASCII character string			



# Table 6-10 r\_qe\_packet.h (2/2)

Structure type name		st_qe_pkt	st_qe_pkt_t				
Description	l	Packet	Packet				
Member	Туре		Name	Description			
	union		-	Packet structure			
	uint8_1	t	buf[261]	Entire packet array			
	struct		pkt	Packet element			
	uint8	3_t	header	Header			
	uint8	3_t	data_len	Data length			
	unio	n	-	Data part			
	u_	_data_t	data	Data			
	st	ruct	-	Extended format			
	union		-	Extended data length			
	uint32_t uint8_t		len	4-byte access			
			byte[4]	1-byte access			
		u_data_t	data	Data			



# 6.3.4 Function List

Function name	R_QE_Init				
Description	Initializes the communication module.				
Argument	I/O	Туре	Name	Description	
	I/O	st_qe_api_t *	qe_info	Pointer to the communication module information structure variable	
Return value	-	void	-	•	
Function name	R_Q	E_Reset	•		
Description	Ends	transmission ar	nd resets.		
Argument	I/O	Туре	Name	Description	
	I/O	st_qe_api_t *	qe_info	Pointer to the communication module information structure variable	
Return value	-	void	-		
Function name	R_Q	E_RxStart			
Description	Starts	s reception.			
Argument	I/O	Туре	Name	Description	
	-	void	-	-	
Return value	-	void	-		
Function name	R_Q	E_TxStart			
Description				t in the transmit ring buffer, starts transmission. If is enabled, starts CMT counting.	
Argument	I/O	Туре	Name	Description	
•	-	void	-	-	
Return value	0	bool	true: Start t false: Not t	ransmission ransmit	
Function name	R_Q	E_AnalysisRec	eivePacket		
Description				cutes the corresponding processing, creates a the transmit ring buffer.	
Argument	I/O	Туре	Name	Description	
-	I/O	st_qe_api_t *	qe_info	Pointer to the communication module information structure variable	
Return value	0	size_t	Byte counts buffer	s of the response packet stored in the transmit ring	
Function name	R_Q	E_IsTxError			
Description	Chec	ks communicati	on errors cau	used during transmission.	
Argument	I/O	Туре	Name	Description	
-	I	void	-	-	
Return value	0	bool	true: Error false: Norm		

Table 6-11 r\_qe\_api.h QE for AFE Communication Module API Functions (1/2)



# Table 6-12 r\_qe\_api.h QE for AFE Communication Module API Functions (2/2)

Function name	R_Q	R_QE_SetTxData					
Description	Store	es data of the sp	ecified byte c	ounts in the transmit ring buffer.			
Argument	I/O	Туре	Name	Description			
	Ι	uint8_t	data[]	Data array to store			
	Ι	size_t	len	Byte counts			
Return value	0	size_t	Byte counts	s stored in the transmit ring buffer			
Function name	R_Q	E_SetExButton	StatusPacke	et			
Description	Store	s user button st	atus packet c	of extra information in the transmit ring buffer.			
Argument	I/O	Туре	Name	Description			
	Ι	uint8_t	btn_no	Button number (0 to 7)			
	Ι	st_qe_api_t *	qe_info	Pointer to the communication module information			
				structure variable			
Return value	0	size_t	Byte counts	s stored in the transmit ring buffer			
Function name	R_Q	E_SetTransmis	sionPacket				
Description			•	et whose transmission data type is measurement			
	value	and stores it in	the transmit	ring buffer.			
Argument	I/O	Туре	Name	Description			
	I	st_qe_api_t *	qe_info	Pointer to the communication module information			
				structure variable			
	Ι	uint8_t	channel	Channel			
	Ι	float	fval[]	Transmission data storage array			
	I	uint8_t	num	Number of transmission data			
Return value	0	size_t	Byte counts	s of the packet stored in the transmit ring buffer			



# Table 6-13 r\_qe\_api\_user.c Functions (1/2)

Function name	r_QE	_NegotiationU	ser		
Description	-	es whether a Ne processing.	gotiation cor	mmand is acceptable or unacceptable and performs	
Argument	I/O	Туре	Name	Description	
	I/O	st_qe_api_t *	qe_info	Pointer to the communication module information structure variable	
		st_qe_pkt_t *	rcv	Pointer to reception packet structure	
Return value	0	bool	true: Accep	otable	
			false: Unac	ceptable	
Function name		_ReadUser			
Description		es whether a Re essing.	ad comman	d is acceptable or unacceptable and performs user	
Argument	I/O	Туре	Name	Description	
	I/O	st_qe_api_t *	qe_info	Pointer to the communication module information structure variable	
	I	st_qe_pkt_t *	rcv	Pointer to reception packet structure	
Return value	0	bool	true: Accep	otable	
			false: Unac	ceptable	
Function name	r_QE	_WriteUser			
Description		es whether a Wi essing.	rite comman	d is acceptable or unacceptable and performs user	
Argument	I/O	Туре	Name	Description	
-	I/O	st_qe_api_t *	qe_info	Pointer to the communication module information structure variable	
	I	st_qe_pkt_t *	rcv	Pointer to reception packet structure	
Return value	0	bool	true: Acceptable		
			false: Unac	ceptable	
Function name	r_QE	_RunUser			
Description		es whether a Ru x_flag, and perfo		is acceptable or unacceptable, sets qe_info member ocessing.	
Argument	I/O	Туре	Name	Description	
	I/O	st_qe_api_t *	qe_info	Pointer to the communication module information structure variable	
	I	st_qe_pkt_t *	rcv	Pointer to reception packet structure	
Return value	0	bool	true: Accep	otable	
			false: Unac	ceptable	
Function name	r_QE	_StopUser			
Description	•		•	is acceptable or unacceptable, clears qe_info	
				s user processing.	
Argument	I/O	Туре	Name	Description	
	I/O	st_qe_api_t *	qe_info	Pointer to the communication module information structure variable.	
	Ι	st_qe_pkt_t *	rcv	Pointer to reception packet structure	
Return value	0	bool	true: Accep false: Unac		



# Table 6-14 r\_qe\_api\_user.c Functions (2/2)

Function name	r_QE_UserValueUser					
Description	Judges whether a User Value Setting command is acceptable or unacceptable and					
	performs user processing.					
Argument	I/O	Туре	Name	Description		
	I/O	st_qe_api_t *	qe_info	Pointer to the communication module information structure variable		
	I	st_qe_pkt_t *	rcv	Pointer to reception packet structure		
Return value	0	bool	true: Accep	table		
			false: Unac	ceptable		
Function name	r_QE	_ExSpsInfoUse	er			
Description		es whether SPS ceptable and per		class of Extra Information command is acceptable or processing.		
Argument	I/O	Туре	Name	Description		
-	I/O	st_qe_api_t *	qe_info	Pointer to the communication module information structure variable		
	—	st_qe_pkt_t *	rcv	Pointer to reception packet structure		
Return value	0	bool	true: Acce	eptable		
			false: Una	acceptable		
Function name	r_QE	_ExBurstTxInfo	oUser			
Description	•			on Information class of Extra information command is		
		ptable or unacce	ptable and p	performs user processing.		
Argument	I/O	Туре	Name	Description		
	I/O	st_qe_api_t *	qe_info	Pointer to the communication module information structure variable		
	Ι	st_qe_pkt_t *	rcv	Pointer to reception packet structure		
Return value	0	bool	true: Acce			
			false: Una	acceptable		
Function name	r_QE	_ExDsadErrInf	oUser			
Description	•			mation class of Extra Information command is performs user processing.		
Argument	I/O	Туре	Name	Description		
	I/O	st_qe_api_t *	qe_info	Pointer to the communication module information structure variable		
	I	st_qe_pkt_t *	rcv	Pointer to reception packet structure		
Return value	0	bool	true: Acce	eptable		
			false: Una	acceptable		
Function name	r_QE	_ExUseButton	StatusUser			
Description	Judg	es whether User	Button State	us class of Extra Information command is acceptable		
-	or un	acceptable and	performs use	er processing.		
Argument	I/O	Туре	Name	Description		
	I/O	st_qe_api_t *	qe_info	Pointer to the communication module information structure variable		
	Ι	st_qe_pkt_t *	rcv	Pointer to reception packet structure		
Return value	0	bool	true: Acce	eptable		



# Table 6-15 r\_qe\_sc\_if.h Macro Functions Corresponding to Functions Generated by Smart Configurator

Peripheral function	Definition function	Corresponding function	Supplement	
CMT	R_QE_CMT_CntStart	R_Config_CMTn_Start	n: CMT channel number	
	R_QE_CMT_CntStop	R_Config_CMTn_Stop		
SCI	R_QE_SCI_Start	R_Config_SCIn_Start	n: SCI channel number	
	R_QE_SCI_RxStart	R_Config_SCIn_Stop		
	R_QE_SCI_SendStart	R_Config_SCIn_Serial_Send		
DMAC	R_QE_DMAC_TX_Start	R_Config_DMACn_Start	n: DMAC channel number for	
	R_QE_DMAC_TX_Stop	R_Config_DMACn_Stop	transmission	
	R_QE_DMAC_RX_Start	R_Config_DMACn_Start	n: DMAC channel number for reception	

Note: Each channel number is specified with r\_qe\_cfg.h. See Table 6-6.



Function name			tDetAddr			
Description	R_QE_DMAC_RX_SetDstAddr					
	Sets transfer destination address to DMAC for reception. (macro function)         I/O       Type         Name       Description					
Argument	1/0	Type uint32 t	addr	Destination address		
Return value	-	void	auui	Destination address		
			-			
Function name	R_QE_DMAC_RX_GetDstAddr					
Description			ination address of DMAC for reception. (macro function)			
Argument	I/O	Туре	Name	Description		
Determined	-	void	-	-		
Return value	0	uint32_t	Destination address			
Function name	R_QE_DMAC_TX_SetSrcAddr					
Description				dress to DMAC for transmission. (macro function)		
Argument	I/O	Туре	Name	Description		
	I	uint32_t	addr	Source address		
Return value	-	void	-			
Function name	R_QE_DMAC_TX_SetTxCnt					
Description	Sets	transfer count to I	DMAC for transn	nission. (macro function)		
Argument	I/O	Туре	Name	Description		
	I	uint16_t	cnt	Transfer count		
Return value	-	void	-			
Function name	R_QE_SCI_IsTransferEnd					
Description	Detects end of SCI transmission. (macro function)					
Argument	I/O	Туре	Name	Description		
	-	void	-	-		
Return value	0	bool	true: Transmission end			
			false: During transmission			
Function name	R_QE_SCI_SendStop					
Description	Ends	SCI transmission	n. (macro function)			
Argument	I/O	Туре	Name	Description		
_	-	-	void	-		
Return value	-	void	-			
Function name	R_QE_SCI_SetTDR					
Description	_		nission data to SCI. (macro function)			
Argument	I/O	Туре	Name	Description		
	I	uint8_t	data	Transmission data		
Return value	-	void	-	1		
Function name	R_QE_CMT_CntClear					
Description	Clears CMT counter. (macro function)					
Argument	I/O	Туре	Name	Description		
	-	-	void	-		
Return value	-	void	-	1		
			1			

# Table 6-16 r\_qe\_sc\_if.h User-Defined Functions



# 7. Program Explanation

# 7.1 Overview

This program processes requests from QE for AFE with main function, acquiring and transmitting A/D conversion values by peripheral functions and by interrupt processing. Transmission of A/D conversion values is described in "7.2 Acquisition and Transmission of DSAD Conversion Results". Figure 7-1 shows the flowchart of the main functions of this program.







The following describes each process in Figure 7-1.

- Initialization process
  - DTC initial setting

For automatic transmission of A/D conversion values, initializes the values to be set in DTC vector as many as enabled A/D channels.

- Enabling IRQ5 interrupt
  - Makes it possible to detect the communication busy signal CTS on QE for AFE side.
- Communication module initialization and reception start
- Turning LED0 and LED1 on.
- Received packet processing

Processes a received packet and stores a response packet in the transmit ring buffer with  $R_QE_AnalysisReceivePacket$  function.

- Response packet transmission process
  - Transmission setting
    - If a packet is stored in transmit ring buffer, performs settings for transmission start with R\_QE\_TxStart function.
  - Transmission error processing
     If a transmission error is detected with R\_QE\_IsTxError function, cancels transmission of the packet which is being transmitted.
- A/D conversion start setting process

When the flag g\_qe\_info.flag.run\_trg, which notifies reception of Run command, is set, processes A/D conversion value transmission setting and A/D conversion start.

- A/D conversion value transmission start setting

When the transmission data size of A/D conversion value of the enabled DSAD0 start channel is 3 bytes, creates a data transmission packet excluding data part and stores it in the transmit ring buffer. In addition, performs initial settings for data operation circuit to create DSAD0 error cumulative information.

- Packet transmission process
   Transmits the packet stored in the transmit ring buffer and waits for transmission completion. If transmission can not completed, stops the transmission with R\_QE\_Reset function and clears g\_qe\_info.flag.run\_trg.
- A/D conversion value acquisition setting Sets DTC to acquire A/D conversion values.
- Sets DIC to acquire A/D conversion value
- A/D conversion start process

Starts DTC transfer and A/D conversion to acquire A/D conversion values.



# 7.2 Acquisition and Transmission of DSAD Conversion Result

After A/D conversion starts, with the A/D conversion completion interrupt request of DSAS0 (ADI0) as a trigger, A/D conversion value acquisition and transmission setting are performed by DTC. With the transmission data empty interrupt request of SCI1 (TXI1) as a trigger, transmission data are provided to SCI1 by DMAC0.

At the A/D conversion value transmission, the data transmission packet structure and the transmission data size vary depending on the number of enabled channels and the A/D conversion count at each channel. Table 7-1 shows the packet structure and the transmission data size for DSAD0 conversion conditions.

# Table 7-1 Data Transmission Packet Structure and Transmission Data Size for A/D conversion value transmission

Condition		Packet structure, transmission data size		
	A/D conversion value output rate/channel	≦31250SPS	>31250SPS	
Single channe	el conversion	Normal Extended: format 2		
		4 bytes	3 bytes	
Multiple-	A/D conversion count/channel = $1$	-	Normal	
channel			4 bytes	
conversion	$2 \le A/D$ conversion count/channel $\le 84$	-	Extended: format 1	
			3 bytes	
	A/D conversion count/channel $> 85$		Extended: format 3	
L			3 bytes	

When the transmission data size is 4 bytes, with ADI0 as a trigger, the A/D conversion result is sent as one packet.

When the transmission data size is 3 bytes, after transmitting the header, data length, and channel of the A/D conversion value transmission packet, with ADI0 as a trigger, performs A/D conversion result acquisition and A/D conversion value transmission. The flags of OVF and ERR are accumulated by comparing the upper 1 byte of A/D conversion result to the normal value in the data operation circuit (DOC) and by logical OR with data operation circuit interrupt request (DOPCI) handler due to 'Not equal to'. The result can be acquired in DSAD Error Information after A/D conversion stops.

Figure 7-2 shows the peripheral functions used and the timing chart of 3-byte transmission. In the A/D conversion start process in Figure 7-1, after transmitting the header, data length, and channel of A/D conversion value transmission packet, starts A/D conversion value transmission by DTC transfer described below.

- DTC transfer
  - 0. A/D conversion result acquisition

Transfers the A/D conversion result to the specified buffer.

1-3. DMAC0 transfer setting

Sets the source address, transfer count, and transfer permission to DMAC0 that transfers transmission data to SCI1.

4. Transmission start

Writes the first 1 byte of A/D conversion value to SCI1.TDR1 and starts transmission.

5. Setting error flag part to DOC

To acquire OVF and ERR flags for 3-byte transmission, writes the upper 1 byte of the acquired A/D conversion result to DOC.

When switching DSAD0 channels, performs transfer setting for next channel by the TXI1 interrupt handler of A/D conversion value DMAC transfer completion. Figure 7-3 shows the flowchart of TXI1 interrupt handler.


#### RX23E-B Group



Figure 7-2 3-byteTransmission Timing Chart



Figure 7-3 TXI1 Interrupt Handler Flowchart



# 7.3 Peripheral Functions and Pins

Table 7-2 lists the peripheral functions used in this program, Table 7-3 lists the pins used, Table 7-4 lists the pins unused, and Table 7-5 shows the clock settings.

The settings for the peripheral functions are performed by Smart Configurator. The following shows the settings for each peripheral function.

#### **Table 7-2 Peripheral Functions Used**

Peripheral function	Use	
AFE、DSAD0	A/D conversion	
R16DA	D/A output	
DTC	A/D conversion result acquisition and transmission setting	
DOC	Detection of DSAD conversion error	
SCI1	UART communication with QE for AFE	
DMAC0	Packet transmission to QE for AFE	
DMAC1	Packet reception from QE for AFE	
CMT0	Detection of timeout reception error from QE for AFE	
ICU	UART communication CTS interrupt	

#### Table 7-3 Pins used

Pin No.	Function	I/O	Use	
5	P73	0	LED3 control	
6	P72	0	LED2 control	
7	P71	0	LED1 control	
8	P70	0	LED0 control	
28	RXD1	I	SCI1 reception	
30	TXD1	0	SCI1 transmission	
39	CTS1/IRQ5	I	SCI1 UART communication CTS interrupt	
74	REFOUT	0	DSAD0 internal reference voltage output	
76-79	AIN0-AIN3	I	DSAD0 signal input	
80	REF0N	I	DSAD0 external reference voltage 0 input	
81	REF0P	I		
82-89	AIN4-AIN11	I	DSAD0 signal input	
90	HVCOM	I	DSAD0 signal input	
91-94	HVAIN0-HVAIN3	I		
95	AIN12/REF1N	I	DSAD0 signal input, DSAD0 external reference voltage 1 input	
96	AIN13/REF1P	I		
97-98	AIN14-AIN15	I	DSAD0 signal input	
99	VREFL	Ι	Reference voltage input for 16-bit D/A converter	
100	VREFH	I		



#### Table 7-4 Settings of unused pins

Pin No.	Function	Connection	Setting
4	P74	Open	Input, internal pull up
18-25	P60-P67		
26	NMI	Pull Up	-
27	P31	Open	Input, internal pull up
29	P27		
31-36	P20-P25		
37-38	P16-P17		
40-42	P12-P14		
43-44	P54-P55		
45	PC7		
46	PC6	Pull Down	Input (default)
47-48	PC5-PC4	Pull Up	
49	PC3	Open	Input, internal pull up
50	PC2	Pull Down	Input (default)
51	PC1	Pull Up	
52	PC0	Open	Input, internal pull up
53-57	PA0-PA4		
58,60	PB1,PB0		
62-65	PE1-PE4	SW1-SW3	Input (default)
66	PE0	Open	Input, internal pull up
67-71	PD0-PD4		

#### Table 7-5 Clock Settings

Item		Setting	
Clock used		Main clock	
	Oscillation source	Resonator	
	Frequency	8MHz	
	Wait time	8192 (2048µs)	
PLL circuit	Frequency Division	x1/2	
	Frequency Multiplication	x8	
SCKCR (FCLK)		x1 (32MHz)	
SCKCR (ICLK)		x1 (32MHz)	
SCKCR (PCLKA)		x1 (32MHz)	
SCKCR (PCLKB)		x1 (32MHz)	
SCKCR (PCLKC)		x1 (32MHz)	
SCKCR (PCLKD)		x1 (32MHz)	



#### 7.3.1 Analog Front End (AFE) and 24-bit $\Delta$ - $\Sigma$ A/D Converter (DSAD0)

Table 7-6 shows the initial settings for DSAD0. AFE is not set because it doesn't have specific settings.

#### Table 7-6 DSAD0 Settings

		Continuous scan mode
ltem		Setting
Analog input channel setting		CH0
Operation clock setti	ng	PCLK/2(16MHz)
Conversion start trigg	ger source	Software trigger
Interrupt setting	Enable ΔΣΑ/D conversion completion interrupt (ADI0)	Enable, Priority: Level 15 (highest)
	Enable ΔΣΑ/D conversion scan completion interrupt (SCANEND0)	Disable
	Enable ΔΣΑ/D channel change interrupt (CHCHG0)	Disable
Voltage fault and dis	connection setting	Not used
Analog input setting	Positive input signal	AIN1
	Negative input signal	AINO
	Reference input	REFOUT/AVSS0
Amplifier setting	Amplifier selection	PGA
	PGA gain setting	x 1
$\Delta\Sigma A/D$ conversion	A/D conversion mode	Normal operation
setting	Data format	Two's complement
	A/D conversion number	1
	First stage oversampling ratio	256
	Second stage oversampling ratio	16
	Set offset calibration value	Not used
	Set gain calibration value	Not used
Disconnect detection	n assist setting	Disable
Digital filter setting	Sinc filter select	Sinc4 + Sinc4
	Set sinc filter gain calibration	Disable

#### 7.3.2 16-bit D/A Converter (R16DA)

Table 7-7 shows the initial settings for R16DA. These settings can be changed with QE for AFE.

#### Table 7-7 R16DA Settings

Item		Setting	
D/A channel0 setting Use DA0		Enable	
	Buffer amplifier output pull-Down	Enable	
Analog output impedance setting		Analog output pin is pulled down by a 1-k $\Omega$ resistor	
D/A-A/D synchronous	setting	Not used	



# 7.3.3 Data Transfer Controller (DTC)

This is used to acquire and transmit the A/D conversion result. Table 7-8 and Table 7-9 show the settings.

#### Table 7-8 DTC Settings (1/2)

ltem		Setting	Setting		
		DTC0	DTC1	DTC0	
Base setting	Transfer data read skip	Disable			
	Address mode	Short-address mode	(24 bits)		
	DTC vector base address	0x00007C00 (default	: value)		
Activation	Activation source	DSAD0 (ADI0)	-		
source setting	Chain transfer	Used	•		
Chain transfer	setting	Continuous			
Transfer mode	setting	Repeat mode	Repeat mode		
Transfer data s	size setting	32 bits	32 bits	32 bits	
Interrupt setting	Interrupt setting		An interrupt request to the CPU is disabled when specified data transfer is completed		
Block / Repeat	area setting	Transfer destination			
Transfer address and count setting		0x000A1070 (DSAD0.DR) Address fixed	(Set by the program Address fixed	n)	
	Destination address	(Set by the program) Address fixed	0x00082000 (DMAC0.DMSAR) Address fixed	0x00082008 (DMAC0.DMCRA) Address fixed	
	Count	1	1	1	

#### Table 7-9 DTC Settings (2/2)

ltem	Item		Setting		
		DTC3	DTC4	DTC5	
Base setting	Tra	insfer data read skip	Disable	÷	
	Ad	dress mode	Short-address mode	e (24 bits)	
	DT	C vector base address	0x00007C00 (defaul	t value)	
Activation	A	ctivation source	-		
source setting	С	hain transfer	Used		Not used
Chain transfer	setti	ng	Continuous		-
Transfer mode	sett	ing	Repeat mode		
Transfer data s	size	setting	8 bits	8 bits	16 bits
Interrupt setting	9		An interrupt request data transfer is com		led when specified
Block / Repeat	area	a setting	Transfer destination		
Transfer address Source address and count setting		(Set by the program) Address fixed			
		Destination address	0x0008201C	0x0008A023	0x0008B082
			(DMAC0.DMCNT)	(SCI1.TDR)	(DOC.DODIR)
			Address fixed	Address fixed	Address fixed
		Count	1	1	1



#### 7.3.4 Data Operation Circuit (DOC)

This is used to detect DSAD conversion errors. The settings are shown in Table 7-10.

#### Table 7-10 DOC Settings

ltem		Setting
Data operation	Operation mode	Data comparison mode
setting	Detection condition select	'Not equal to' is to be detected
	Comparison reference /	0
	Initial value of addition or substruction result	
Interrupt setting	Enable data operation circuit interrupt (DOPCF)	Enable
	Priority	Level 15 (highest)

#### 7.3.5 Serial Communication Interface (SCI1) and DMA Controller (DMAC)

Table 7-11 shows settings of SCI1 which is used to communicate with QE for AFE, and Table 7-13 shows DMAC settings. In addition, TXI interrupt is used in fast interrupt. Table 7-12 shows the TXI1 settings in "Interrupt" tab.

#### Table 7-11 SCI1 Settings

Asynchronous mode Operation mode: Transmission/reception Setting Item Falling edge on RXD1 pin Start bit edge detection setting Data length setting 8 bits Parity setting None Stop bit length setting 1 bit LSB-first Transfer direction setting Transfer rate Transfer clock Internal clock setting Bit rate 4,000,000bps Enable modulation duty correction Not used SCK1 is not used SCK1 pin function Not used Noise filter setting Hardware flow control setting None Data handling Data handled by DMAC Transmit data handling setting Receive data handling Data handled by DMAC Interrupt setting Enable reception error interrupt (ERI1) Not used TXI1, RXI1, TEI1, ERI1 priority Level 2 Not used Callback function setting

#### Table 7-12 TXI1 Interrupt Settings

ltem	Setting	
Vector Number	220	
Interrupt	TXI1	
Peripheral	SCI1	
Priority	Level 2	
Status	Used	
Fast Interrupt	Used	

Note: Set the setting written in bold.



#### Table 7-13 DMAC Settings

ltem		Setting		
		DMAC0	DMAC1	
Transfer	Activation source	SCI1 (TXI1)	SCI1 (RXI1)	
setting	Activation source flag control	Clear interrupt flag of the act	ivation source	
	Transfer mode	Normal mode	Free running mode	
	Transfer data size	8 bits		
	Transfer count / Repeat size / Block size	(Setting on execution)	-	
Source	Source address	(Setting on execution)	0x0008A025 (SCI1.RDR)	
address		Incremented	Fixed	
setting	Specify the transfer source as extended repeat area	Enable	-	
	Extended repeat area	Lower 9 bits of the address (512 bytes)		
Destination	Destination address	0x0008A023(SCI1.TDR)	(Set by the program)	
address		Fixed	Incremented	
setting	Specify the transfer destination as extended repeat area	-	Enable	
	Extended repeat area		Lower 9 bits of the address (512 bytes)	
Interrupt set	ling	Not used	·	

#### 7.3.6 Interrupt Controller (ICU)

Since this program detects CTS of SCI1 with IRQ5, IRQ5 is assigned to Pin 39 and used. Table 7-14 shows settings for component "Config\_ICU", and Table 7-15 shows pin assignment in "Pin" tab.

#### Table 7-14 ICU Settings (only for IRQ5)

ltem		Setting
IRQ5 setting	IRQ5	Enable
	Detection type	Rising edge
	Digital filter	No filter
	Priority	Level 15 (highest)

#### Table 7-15 IRQ5 Pin Settings

ltem		Setting
IRQ5	Assignment	P15/MTIOC0C/MTIOC4D/MTCLKB/TMCI2/CTS1#/RTS1#/SS1#/SSLA0 /CRXD0/SEG14/IRQ5
	Pin Number	39



# 7.3.7 I/O Port (PORT)

Table 7-16 shows settings for I/O ports to use according to Table 7-3 and Table 7-4.

#### Table 7-16 PORT Settings

PORT	Setting							
PORT7	P70	P71	P72	P73	P74			
	Out				In			
	CMOS ou	Itput			Pull-up			
	Output 1	-						
PORT1	P12	P13	P14	P15	P16	P17		
	In			-	In			
	Pull-up				Pull-up			
PORT2	P20	P21	P22	P23	P24	P25	P26	P27
	In			1	1	1	-	In
	Pull-up							Pull-up
PORT3	P30	P31	P35	P36	P37			
	-	In	-					
		Pull-up						
PORT5	P54	P55						
	In							
	Pull-up							
PORT6	P60	P61	P62	P63	P64	P65	P66	P67
	In							
	Pull-up				-			
PORTA	PA0	PA1	PA2	PA3	PA4			
	In							
	Pull-up							
PORTB	PB0	PB1						
	In							
	Pull-up							
PORTC	PC0	PC1	PC2	PC3	PC4	PC5	PC6	PC7
	In	-		In	-			In
	Pull-up			Pull-up		-		Pull-up
PORTD	PD0	PD1	PD2	PD3	PD4			
	In							
	Pull-up	-						
PORTE	PE0	PE1	PE2	PE3	PE4			
	In	-						
	Pull-up							



# 7.4 **Program Configuration**

# 7.4.1 Source File Configuration

Table 7-17 Source File Configuration

Folder name, file name	Description
src	
-rx23eb_qe	QE for AFE communication module
-smc_gen	Generated by Smart Configurator
Config_DA	
Config_DMAC0	
Config_DMAC1	
Config_DOC	
Config_DSAD0	
Config_DTC	
Config_ICU	
Config_PORT	
Config_SCI1	
- general	
-r_bsp	
- r_config	
L <sup>L</sup> r_pincfg	
Lr_main.c	Main function



#### 7.4.2 Macro Definitions

#### Table 7-18 r\_qe\_cfg.h

Definition name	value	Description
D_QE_CFG_TX_RINGBUF_SIZE	(512)	Transmit ring buffer size [byte]
D_QE_CFG_RX_RINGBUF_SIZE	(512)	Receive ring buffer size [byte]
D_QE_CFG_FORMAT_REV	(3)	Communication specifications revision
D_QE_CFG_READ	(1)	Support Read command
D_QE_CFG_WRITE	(1)	Support Write command
D_QE_CFG_USER_VAL0	(0)	User Value is not used
D_QE_CFG_USER_VAL1	(0)	
D_QE_CFG_USER_VAL2	(0)	
D_QE_CFG_USER_VAL3	(0)	
D_QE_CFG_USER_VAL4	(0)	
D_QE_CFG_USER_VAL5	(0)	
D_QE_CFG_USER_VAL6	(0)	
D_QE_CFG_USER_VAL7	(0)	
D_QE_CFG_EX_SPS	(0)	SPS information is not used
D_QE_CFG_EX_USER_BTN0	(0)	User button is not used
D_QE_CFG_EX_USER_BTN1	(0)	
D_QE_CFG_EX_USER_BTN2	(0)	
D_QE_CFG_EX_USER_BTN3	(0)	
D_QE_CFG_EX_USER_BTN4	(0)	
D_QE_CFG_EX_USER_BTN5	(0)	
D_QE_CFG_EX_USER_BTN6	(0)	
D_QE_CFG_EX_USER_BTN7	(0)	
D_QE_CFG_CH0	(0x2)	Transmission data type: A/D conversion value
D_QE_CFG_CH1	(0x2)	
D_QE_CFG_CH2	(0x2)	
D_QE_CFG_CH3	(0x2)	
D_QE_CFG_CH4	(0x2)	
D_QE_CFG_CH5	(0x2)	
D_QE_CFG_CH6	(0x2)	
D_QE_CFG_CH7	(0x2)	
D_QE_CFG_CH8	(0)	Transmission data type: No transmission
D_QE_CFG_CH9	(0)	
D_QE_CFG_CH10	(0)	
D_QE_CFG_CH11	(0)	
D_QE_CFG_CH12	(0)	
D_QE_CFG_CH13	(0)	
D_QE_CFG_CH14	(0)	
D_QE_CFG_CH15	(0)	
D_QE_CFG_TXT_INFO	"RSSKRX23E-B FW V1.0"	Text of program information
D_QE_CFG_TXERRCHK_EN	(1)	Enable transmission error check
D_QE_CFG_TIMEOUT	(1)	Detection of transmission timeout: CTS
D_QE_CFG_SCI	1	SCI channel number
D_QE_CFG_DMAC_RX	1	DMAC channel number for reception
D_QE_CFG_DMAC_TX	0	DMAC channel number for transmission
D_QE_CFG_CMT	0	CMT channel number (not used)



#### Table 7-19 r\_qe\_cfg.h Extended Definitions

Definition name	value	Description
D_QE_CFG_BURST_SPS	(31250)	SPS threshold value for selecting Data Transmission
		packet structure



### 7.4.3 Structures and Unions

Table	7-20	r_	_qe_	_cfg_	_typedef.h
-------	------	----	------	-------	------------

Bold text: Extension in this program

Structure ty	vpe name	st_qe_api_t		
Description		Communication	n module information	
Member	Туре		Name	Description
	union		flag	API operation control flag
	uint8_t		byte	Entire flag
	struct		bit	Access in bit units
	uint8	_t:1	tx_flag	Data transmission enable flag
	uint8	5_t:1	run_trg	A/D conversion start trigger
	uint8	5_t:1	stop_flag	A/D conversion stop processing flag
	uint8_t		dsad_err[8]	
	uint8_t		burst_tx[8]	
	uint16_t		cmp_data[8]	Comparison reference value for error
				detection for each DSAD0 channel
	st_dtc_tx	_info_short_t	dtc_info[8][6]	DTC transfer information of each DSAD0 channel
	uint32_t		current_ch	DSAS0 channel number under A/D conversion
	uint32_t		dmax_src_addr[8]	Storage destination address for A/D conversion result of each DSAD0 channel
	uint32_t		dmax_tx_cnt[8]	DMAC transfer count of A/D conversion value transmission packet in each channel

## Table 7-21 Config\_DTC.h

Structure ty	ype name	st_dtc_tx_info_s	hort_t	
Description	1	Transfer informa	tion for DTC short mod	le
Member	Туре		Name	Description
	uinon		mra_sar	MRA, SAR register setting values
	uint32_	_t	LONG	For long word access
	struct		BIT	Access in bit units
	uint3	32_t:8	mra	DTC transfer source control
				information
	uint3	32_t:24	sar	DTC transfer source address
	union		mrb_dar	MRB, DAR register values
	uint32_	_t	LONG	For Long word access
	struct		BIT	Access in bit units
	uint3	82_t:8	mrb	DTC transfer destination control information
	uint3	32_t:24	dar	DTC transfer destination address
	union		cra_crb	CRA, CRB register values
	cra_crb	0	LONG	For long word access
	struct		BIT	Access in bit units
	uint3	82_t:16	cra	CRA register setting value
	uint3	82_t:16	crb	CRB register setting value



#### 7.4.4 Functions

#### Table 7-22 main.c Function

Function name	main			
Description	Main	function		
Argument	I/O	Туре	Name	Description
	-	void	-	-
Return value	-	void	-	

#### Table 7-23 r\_qe\_api\_user.c QE for AFE Communication Module User-Defined API Function

Function name	R_QE_GetDataPacketHeader					
Description	Retu	Returns pointer to the prepared response packet structure of the specified channel				
Argument	I/O	Туре	Name	Description		
	-	uint32_t	ch	Channel		
Return value	0	uint8_t *	-			
Function name	R_Q	R_QE_GetDataPacketLength				
Description	Retu	Returns byte counts of the header, data length, and channel of the specified response				
	pack	packet structure				
Argument	I/O	Туре	Name	Description		
	-	uint8_t *	ptr	Pointer to response packet structure		
Return value	0	size_t	Byte counts of header, data length, and channel			

#### Table 7-24 r\_qe\_api\_user.c User-Defined Processing

Description only for this program processing

Function name	r_QE_WriteUser
Description	If writing destination is DAC, turns LED1 on. Otherwise, turns LED1 off
Function name	r_QE_RunUser
Description	If DSAD0 is operable, determines A/D conversion value transmission data size of each DSAD0 enabled channel, performs setting for DTC and DMAC to acquire and transmit A/D conversion result, prepares transmission packet structure, and then turns LED0 off.
Function name	r_QE_StopUser
Description	Stops DSAD0 A/D conversion and A/D conversion value transmission and turns LED0
	on
Function name	r_QE_ExBurstTxInfoUser
Description	Stores the A/D conversion value transmission data size of each DSAD0 enabled
	channel in st_qe_api_t type variable member burst_tx
Function name	r_QE_ResetUser
Description	Clears st_qe_api_t type variable member flag.run_trg.



#### Table 7-25 r\_qe\_api\_user.c User-Defined Functions

Function name	r_ca	r_calc_burst_tx					
Description		Calculates the A/D conversion value transmission data size of the enabled channel					
	from	the current DSA	D0 settings and stor	es it in qe_info member burst_tx			
Argument	I/O	Туре	Name	Description			
	-	st_qe_api_t *	qe_info	Pointer to communication module			
Return value	-	void	-				
			r_tx_setting				
Function name	r_tx_	setting					
Function name Description			DTC and DMAC to a	acquire and transmit the A/D conversion			
	Perfo	orms settings for		acquire and transmit the A/D conversion nd prepares transmission packet structure			
	Perfo	orms settings for		•			
Description	Perfo resul	orms settings for t from the curren	t DSAD0 settings ar	nd prepares transmission packet structure			

# Table 7-26 Config\_SCI1 User-Defined Function

Function name	R_SCI1_GetCTS			
Description	Acquires the status of CTS pin (macro function)			
Argument	I/O	Туре	Name Description	
	-	void	-	-
Return value	0	bool	true: CTS assert	
			false :CTS negate	



#### R\_DSAD0\_IsCHCHG Function name Detects occurrence of switching channels (CHCHG0). When it is detected, clears Description CHCHG0. Argument Name Description I/O Туре void -true: Detected **Return value** 0 bool false: Not detected R DSAD0 IsEnable **Function name** Detects enable/disable settings (OPCR.DSAD0EN) (macro function) Description Argument I/O Name Description Type void true: Enable **Return value** 0 bool false: Disable R\_DSAD0\_lsStart **Function name** Detects A/D conversion in progress (macro function) Description Argument I/O Type Name Description void -true: A/D conversion in progress **Return value** 0 bool false: Stopped R DSAD GetNextEnabledChannel Function name Description Acquires the enabled channel number next to the specified channel number Argument Description I/O Type Name I/O uint32 t current ch Channel number Next enabled channel number **Return value** 0 uint32 t R DSAD GetEnabledChannelCount Function name Description Acquires the number of enabled channels. Argument I/O Туре Name Description void \_ -**Return value** 0 uint32 t Number of enabled channels **Function name** R\_DSAD0\_GetConversionCnt Description Acquires A/D conversion count setting of the specified channel Argument Name I/O Type Description I/O uint32 t ch Channel number A/D conversion count setting value **Return value** uint32 t 0 R DSAD0 GetSPS **Function name** Acquires A/D conversion value output rate of the specified channel Description Argument I/O Name Description Type I/O uint32 t Channel number ch **Return value** 0 float Output rate [SPS] **Function name** R\_DSAD0\_GetCHmEN Acquires enabled channel information (MR.CH0EN-MR.CH7EN) Description Argument I/O Type Name Description void Information on the enabled channel with CH0EN in LSB Return value 0 uint32 t Each bit 0: Enable 1: Disable

#### Table 7-27 Config\_DSAD0 User-Defined Functions



Function name	R_Config_DTC_SetDAR			
Description	Sets the transfer destination start address to DTC transfer information			
Argument	I/O Type		Name	Description
_	I/O	st_dtc_tx_info_short_t *	p_vec	Pointer to DTC transfer information
	I	uint32_t	addr	Destination start address
Function name	-	void	-	
Function name	R_C	onfig_DTC_SetSAR		
Description	Sets	the transfer source address	s to DTC t	ransfer information
Argument	I/O	Туре	Name	Description
	I/O	st_dtc_tx_info_short_t *	p_vec	Pointer to DTC transfer information
	I	uint32_t	addr	Source start address
Function name	-	void	-	
Function name		onfig_DTC_SetMRA		
Description	Sets	the value to MRA of DTC tr	ansfer inf	ormation
Argument	I/O	Туре	Name	Description
	I/O	st_dtc_tx_info_short_t *	p_vec	Pointer to DTC transfer information
	I	uint8_t	val	Setting value
Function name	-	void		
Function name	R_Config_DTC_SetMRB			
Description	Sets	the value to MRB of DTC tr	ansfer inf	ormation
Argument	I/O	Туре	Name	Description
	I/O	st_dtc_tx_info_short_t *	p_vec	Pointer to DTC transfer information
	I	uint8_t	val	Setting value
Function name	-	void	-	
Function name	_	onfig_DTC_SetTxInfo		
Description	Sets the transfer information to DTC			
Argument	I/O	Туре	Name	Description
	I	st_dtc_tx_info_short_t *	p_vec	Pointer to DTC transfer information
Return value	-	void	-	
Function name	R_Config_DTC_InitVectorTable			
Description	Stores the current DTC transfer information in DTC transfer information			
Argument	I/O	Туре	Name	Description
	I/O	st_dtc_tx_info_short_t *	p_vec	Pointer to DTC transfer information
Return value	- 1	void	-	

# Table 7-28 Config\_DTC User-Defined Functions

# Table 7-29 Config\_DOC User-Defined Function

Function name	R_Config_DOC_SetCompareData			
Description	Sets the value to DODSR register (macro function)			
Argument	I/O	Туре	Name	Description
	-	uint16_t	data	Setting value
Return value	-	void	-	



#### Table 7-30 Config\_PORT User-Defined Functions

Function name	R_Config_PORT_LED0_ON			
Description	Turns LED0 ON/OFF			
Argument	I/O	Туре	Name	Description
	I	bool	flag	true: ON
				false: OFF
Return value	-	void	-	
Function name	R_Co	onfig_PORT_LED	01_ON	
Description	Turns	s LED1 ON/OFF		
Argument	I/O	Туре	Name	Description
	I	bool	flag	true: ON
				false: OFF
Return value	-	void	-	
Function name	R_Co	onfig_PORT_LED	02_ON	
Description	Turns LED2 ON/OFF			
Argument	I/O	Туре	Name	Description
	I	bool	flag	true: ON
				false: OFF
Return value	-	void	-	



# 8. Importing a Project

After importing the sample project, make sure to confirm build and debugger setting.

### 8.1 Importing a Project into e2 studio

Follow the steps below to import your project into  $e^2$  studio. Pictures may be different depending on the version of  $e^2$  studio to be used.

<pre>set a Substant in the space. Start the e<sup>2</sup> studio and select Start the space. Start the space into Workspace. Start the space into Workspace into Workspace into Workspace into Workspace. Start the space into Workspace into W</pre>	e <sup>2</sup> workspace - C/C++ - e <sup>2</sup> studio		
Set Select root in the system.			🖾 Import — 🔲 X
Set of Field years Field Stat the e <sup>2</sup> studio and select Field Stat the select Select Color of the select Select Color of the select		Alt+Shift+N >	
<pre>set under the edition of select is a function of the edition of select is a function of the edition of select is a function of the edition of the editi</pre>			
Select Select root directory: and specify the first set all rectory is set all rectory is rest for earlier roots in the roots of the set all rectory is rest for earlier roots in the roots of the set all rectory is rest for earlier roots in the roots of the set all rectory is rest for roots in the roots of the set all rectory is rest for roots in the roots of the set all rectory is rest for roots in the roots of the set all rectory is rest for roots in the roots of the set all rectory is rest for roots in the roots of the set all rectory is rest for roots in the roots of the set all rectory is rest for roots in the roots of the set all rectory is rest for roots in the roots of the set all rectory is rest for roots in the roots of the set all roots of th	glose	Ctrl+W	
Served File > Import. File > Import. Fights the basing file intervent of a factor of	d <mark>i</mark> ose All	Ctrl+Shift+W	Select an import wizard:
Elie > Import. File > Import.		tudio and select	
Select Select root inport is stored, is set when sign the workspace is			
Select Existing Projects into Workspace. Projects into Workspace. Pr		IC.	Best Stristing Projects into Workspace
Select Select root interview within a lady or with the workspace interview within a lady or with the working sets when ising the working se	No <u>v</u> e	Ĕ	
elect Add project to ender the working sets. elect Add project to while working sets. elect Add project to while working sets. elect Add project to working sets. elect Add pr	Rename	F2	Preferences
elect Add project to orderade when sing the working sets.		DI	
Select Select root directory: and specify the directory: and specify the directory: and specify the directory: Select Select root directory: Select Add project to directory: Select Add project to to directory: Select Add project to to directory: Select Select root dire			🚘 Renesas CS+ Project for CA78K0R CA78K0
Elect Add project to ording sets when sing the working sets		Ctrl+P	
Properties Alt+Enter st          age       Import Project         age		a	> 👝 Code Generator
Properties Alt-Enter Expet E			> 🧽 İnstall
Properties Alt=Enter of Select root intercory: and specify the directory to search for existing Eclipse project. Firectory: Belect Select root intercory (Eddownload4an-01an395g0100-rw2-dap4) Browsen Firectory: Belect Select root directory (Eddownload4an-01an395g0100-rw2-dap4) Browsen Firectory: Belect Select root directory: and specify the directory where the project to import is stored. (e.g. rx23eb_rssk_fw) Each application note has its own project name.			Nomeh V
Import Projects       Select Toot directory: and specify the directory: and specify the directory:         elect Select root       Select select root directory: Ct4download4an-r01ar3356j0100-rv2-dapt V Bowsen         Projects       Select Select root directory: and specify the directory:         Intercory:       Select select root directory: Ct4download4an-r01ar3356j0100-rv2-dapt V Bowsen         V rotan3956_rvv2 (Ct4download4an-r01ar3356j0100-rv2-dapt V Bowsen       Select Select root directory: and specify the directory where the project to import is stored.         (e.g. rx23eb_rssk_fw)       Each application note has its own project name.         elect Add project to working sets       New         Wrking sets when sing the working sets.       New		Alt+Enter st	
Import Projects       Select Toot       Select root       Select root </th <th>Exit</th> <th></th> <th></th>	Exit		
elect Select root irrectory: elect Add project to orking sets when sing the working sets. Biggitte biggitte working sets. Biggitte working sets. Biggitte biggitte working sets. Biggitte biggitte b			(?) < Back Next > Einish Cancel
elect Select root directory: Eddownload#an-r01an3955g0100-rxv2-dsp# Bgowse. rectory:. elect Select root directory: Eddownload#an-r01an3955g0100-rxv2-dsp# Bgowse. Project: Project: Project: Project: Project: Project: Cytions 3956_rxv2 (Ctdownload#an-r01an3955g0100-rxv2-dspH01ar Select All Perfect Project to Select for nested projects Select for nested projects Projects into workspace Working sets when sing the working sets. Select Add project to Select Add P			
elect Select root irectory:. Select adirectory to search for existing Eclipse projects. Select archive file Brojects CodewnloadHan-r01an3955g0100-rxv2-dspH01ar Select All Conscience of the select All Conscience of the select project into working sets Working sets when sing the working sets.		e Import	— 🗆 X
elect Add project to orking sets when sing the working sets.	(	Import Projects	
select Add project to orking sets when sing the working sets.		Select a directory to search f	for existing Eclipse projects.
select Add project to orking sets when sing the working sets.			
Project: Projec	Select Select root	Select roo <u>t</u> directory: Ca	Colocit Oclocit Too <u>t</u> directory: and speenly the
elect Add project to orking sets. Belect Add project to orking sets. Each application note has its own project name.	directory:	O Select <u>a</u> rchive file:	
elect Add project to orking sets when sing the working sets.		<u>P</u> rojects:	
elect Add project to orking sets when sing the working sets.		✓ r01an3956_rxv2 (C:¥d	download¥an-r01an3956jj0100-rxv2-dsp¥r01ar Select All
elect Add project to orking sets when sing the working sets.			Deselect All
elect Add project to working sets Add project to working sets Warking sets Warking sets Werking sets		<	> Refresh
elect Add project to working sets Working sets when sing the working sets.		Options	
elect Add project to orking sets.			
elect Add project to working sets Nex orking sets when sing the working sets.			
elect Add project to orking sets when sing the working sets.	(		
elect Add project to orking sets when sing the working sets.			sets New
orking sets when sing the working sets.	Select Add project to		
sing the working sets.	working sets when	TYDINING Sets.	- Selection
(2)     < Back	using the working sets.		
(2)     < Back     Next >     Einish     Cancel			
		2	Back Next > Finish Cancel

Figure 8-1 Importing a project into e<sup>2</sup> studio



### 8.2 Importing a Project into CS+

Follow the steps below to import your project into CS+. Pictures may be different depending on the version of CS+ to be used.



Figure 8-2 Importing a project into CS+



# 9. Memory Usage

### 9.1 Build Conditions

The build conditions for this program are listed in Table 9-1.

## Table 9-1 Build Conditions

Item	Setting		
Compiler -isa=rxv2 -utf8 -nomessage -output=obj			
	-obj_path=\${workspace_loc:/\${ProjName}/\${ConfigName}} -debug -outcode=utf8		
	-listfile="\$(dir \$@)¥\$(basename \$(notdir \$<)).lst"		
	-show=source,conditionals,definitions,expansions -nologo		
Linker	-noprelink -output="rx23eb_rssk_fw.abs" -form=absolute -map="rx23eb_rssk_fw.bls"		
	-nomessage -vect=_undefined_interrupt_source_isr -list=rx23eb_rssk_fw.map		
	-nooptimize -rom=D=R,D_1=R_1,D_2=R_2 -cpu=RAM=00000000-00007fff,		
	FIX=00080000-00083fff,FIX=00086000-00087fff,FIX=00088000-0008dfff,		
	FIX=00090000-0009ffff,FIX=000a0000-000bffff,FIX=000c0000-000fffff,		
ROM=00100000-00101fff,FIX=007fc000-007fc4ff,FIX=007ffc00-007fffff,			
	ROM=fffc0000-ffffffff -total_size -nologo		
Section	SU,SI,B_1,R_1,B_2,R_2,B,R/04,B_DMAC_REPEAT_AREA_1/02800,		
	PResetPRG,C_1,C_2,C,C\$*,D*,W*,L,		
	P/0FFFC0000,EXCEPTVECT/0FFFFF80,RESETVECT/0FFFFFFC		

Note: Included paths other than user settings in compiler setting are omitted.

# 9.2 Memory Usage

The amount of memory usage of this program is shown in Table 9-2.

#### Table 9-2 Amount of Memory Usage

ltem		Size [byte]	Remarks
ROM		9807	
	Code	8346	
	Data	1461	
RAM		11718 (268)	Note
	Data	6058	
	Stack	5120 (268)	Note

Note: RAM usage shown in "()" is calculated from stack usage.



,

# **Revision History**

		Description	
Rev.	Date	Page	Summary
1.0	Oct.16.23	-	First release



# General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

#### 2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power is supplied until the power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

6

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a systemevaluation test for the given product.

#### Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for
  - each Renesas Electronics product depends on the product's quality grade, as indicated below. "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
   Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas
- Electronics products. (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

# **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan

subsidiaries

# www.renesas.com

#### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

# Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <a href="http://www.renesas.com/contact/">www.renesas.com/contact/</a>.