

## RX23E-B Group

### Initial Settings Example

---

#### Introduction

This application note describes the tasks that must be performed according to the usage conditions specified in the header file after a reset occurs. These tasks include setting the clocks for the RX23E-B Group, stopping the peripheral modules that are still operating after a reset, and configuring the nonexistent ports.

#### Target Device

RX23E-B Group 100-, 80-, 64-, 48-, and 40-Pin Packages

ROM size: 128 KB to 256 KB

When using this application note with other Renesas MCUs, careful evaluation is recommended after making modifications to comply with the alternate MCU.

## Contents

1. Specifications .....	3
1.1 Project Description .....	3
1.2 Stop Processing for Active Peripheral Functions After a Reset.....	3
1.3 Configuring Nonexistent Ports.....	3
1.4 Clock Settings.....	4
1.4.1 Overview.....	4
1.4.2 Clock Specifications Assumed in the Sample Code .....	4
1.4.3 Selecting Clocks.....	5
2. Operation Confirmation Conditions .....	6
3. Reference Application Note.....	7
4. Software .....	8
4.1 Stop Processing for Active Peripheral Functions After a Reset.....	8
4.2 Configuring Nonexistent Ports.....	8
4.2.1 Overview.....	8
4.2.2 Selecting the Number of Pins.....	8
4.2.3 Settings for Products with/without High-Withstand-Voltage Input Pins.....	8
4.3 Clock Settings.....	9
4.3.1 Clock Setting Procedure.....	9
4.3.2 Sub-Clock Oscillation Stabilization Time.....	10
4.4 Section Configuration .....	10
4.5 File Composition.....	11
4.6 Option-Setting Memory .....	11
4.7 Constants .....	12
4.8 Functions .....	18
4.9 Function Specifications .....	19
4.10 Flowcharts .....	23
4.10.1 Main processing .....	23
4.10.2 Stop Processing for Active Peripheral Functions After a Reset.....	23
4.10.3 Nonexistent Port Initialization .....	24
4.10.4 Clock Initialization.....	25
4.10.5 Main Clock Oscillation Setting.....	27
4.10.6 HOCO Clock Oscillation Setting.....	27
4.10.7 PLL Clock Oscillation Setting .....	28
4.10.8 Sub-Clock Oscillation Setting.....	29
4.10.9 Sub-Clock Stop Setting .....	31
4.10.10 CMT0 Wait Start Setting, and CMT0 Wait Completion Check and Initialization.....	32
5. Importing a Project .....	34
5.1 Importing a Project into e <sup>2</sup> studio .....	34
5.2 Importing a Project into CS+ .....	35
6. Sample Code.....	36
7. Reference Documents .....	36
Revision History .....	37

## 1. Specifications

In the sample code, peripheral functions operating after a reset are stopped, and nonexistent port and clock settings are configured. The application note assumes processing at power-on (cold start).

### 1.1 Project Description

This application note includes the project "r01an6634\_rx23e-b" for Renesas Solution Starter Kit for RX23E-B.

This project contains files that were generated automatically by e<sup>2</sup> studio. The settings of this project are adapted for the device mounted on the Renesas Solution Starter Kit for RX23E-B board (a 100-pin device with a ROM capacity of 256 KB). When using another device, change the project settings as necessary. Refer to the following URL for details.

<https://en-support.renesas.com/knowledgeBase/18696526>

### 1.2 Stop Processing for Active Peripheral Functions After a Reset

Some peripheral functions operate after power-on, or have the module-stop function disabled. The following processing is provided for those peripheral functions:

- Processing to stop the functionality of the DMAC, DTC, and RAM modules

Note that this processing is disabled in the sample code. Change the constant as required to execute processing. To enable this processing, change the appropriate constants. Refer to Table 4.7 for details.

### 1.3 Configuring Nonexistent Ports

Port direction registers which have nonexistent ports need to be specified with determined values. In the sample code, initial values are set for port direction registers in 100-pin products with high-withstand-voltage input pins. Change the constants according to the product used.

Change constants appropriate to the product used. Refer to Chapter 4.2 and Tables Table 4.9 to Table 4.15 in Chapter 4.7 for details.

## 1.4 Clock Settings

### 1.4.1 Overview

Clocks are configured in the following steps:

1. Main clock setting
2. PLL clock setting
3. HOCO clock setting
4. System clock switching

In this application note, the clock settings are switched by changing the constants defined in `r_init_clock.h`.

The sample code selects the PLL clock as the system clock. Change the constant to select the required clock setting. Refer to "1.4.3 Selecting Clocks" for details.

### 1.4.2 Clock Specifications Assumed in the Sample Code

Table 1.1 lists the clock specifications assumed in the sample code. Values such as the oscillation stabilization time are calculated using values listed in this table.

**Table 1.1 Clock Specifications Assumed in the Sample Code**

Clock	Oscillation Frequency	Oscillation Stabilization Time	Remarks
Crystal/ceramic resonator for the main clock	8 MHz	4.2 ms <sup>*2</sup>	Crystal used
Crystal for the sub-clock	32.768 kHz <sup>*1</sup>	1.3 s <sup>*2</sup>	For low CL
PLL clock	32 MHz	74.4 μs <sup>*3</sup>	
HOCO clock	32 MHz <sup>*1</sup>	41.3 μs <sup>*3</sup>	

Notes: 1. The clock is disabled in the sample code.

2. The oscillation stabilization time of a crystal/ceramic resonator differs depending on the wiring pattern, conditions of oscillation parameters, and other settings in the user system. Contact the crystal/ceramic resonator manufacturer to evaluate the user system and provide an appropriate oscillation stabilization time.

3. Refer to "Electrical Characteristics" in the User's Manual: Hardware.

### 1.4.3 Selecting Clocks

In the sample code, users can select the system clock source, whether clocks are oscillating or stopped, and other settings by changing the constants defined in `r_init_clock.h`. Refer to Table 4.6 and Table 4.7 Constants Used in the Sample Code (User Changeable), for constants that can be changed.

**Table 1.2** lists Operation Confirmation Conditions, Table 1.3 lists Examples of the Sub-Clock and RTC selections.

**Table 1.2 Operation Confirmation Conditions**

No.	1	2	3	4
System clock	PLL	Main clock	HOCO	Sub-clock
PLL clock	Oscillating	Stopped	Stopped	Stopped
Main clock	Oscillating	Oscillating	Stopped	Stopped
HOCO clock	Stopped	Stopped	Oscillating	Stopped
Sub-clock	Stopped* <sup>1</sup>	Stopped* <sup>1</sup>	Stopped* <sup>1</sup>	Oscillating
Operating power control mode	High-speed operating mode	High-speed operating mode	High-speed operating mode	Low-speed operating mode
Constants	SEL_SYSCLK	CLK_PLL	CLK_MAIN	CLK_HOCO
	SEL_PLL	B_USE	B_NOT_USE	B_NOT_USE
	SEL_MAIN	B_USE	B_NOT_USE	B_NOT_USE
	SEL_HOCO	B_NOT_USE	B_NOT_USE	B_USE
	SEL_SUB	B_NOT_USE* <sup>1</sup>	B_NOT_USE* <sup>1</sup>	B_USE
	SEL_OPCM	OPCM_HIGH	OPCM_HIGH	OPCM_LOW

Note: 1. When not using the sub-clock for the system clock, clock frequency accuracy measurement circuit (CAC), or the realtime clock (RTC), set the value of the SEL\_SUB constant to B\_NOT\_USE. When using the sub-clock for the system clock or the RTC, refer to Table 1.3

**Table 1.3 Examples of the Sub-Clock and RTC Selections**

Sub-Clock Usage	Sub-Clock	System Clock* <sup>2</sup>		RTC	
	Crystal	Used/ Not Used	Value in SEL_SUB* <sup>1</sup>	Used/ Not Used	Value in SEL_RTC* <sup>1</sup>
Not used	None	—	B_NOT_USE	—	B_NOT_USE
System clock	Used	Used	B_USE	Not used	B_NOT_USE
RTC	Used	Not used	B_NOT_USE	Used	B_USE
System clock and RTC	Used	Used	B_USE	Used	B_USE

Notes: 1. When setting B\_USE to either or both the SEL\_SUB and SEL\_RTC constants, the sub-clock oscillates.

2. The sub-clock oscillation is controlled by bits SOSCCR.SOSTP and RCR3.RTCEN. When the sub-clock is used as the system clock, it is controlled by the SOSCCR.SOSTP bit, and when the sub-clock is used as the RTC count source, it is controlled by the RCR3.RTCEN bit. Therefore, the initial setting for the sub-clock differs depending on whether the sub-clock is used as the system clock or not. Also, the sub-clock starts oscillating at power-on. Thus, processing to stop the sub-clock is performed even when the sub-clock is not used.

## 2. Operation Confirmation Conditions

For the four example settings of the sample code for this application note (Nos. 1 to 4 in Table 1.2Table 1.2), operation was verified under specific conditions. Table 2.1 shows Conditions Under Which Operation of r01an6634\_rx23e-b Was Verified.

**Table 2.1 Conditions Under Which Operation of r01an6634\_rx23e-b Was Verified**

Item		Contents
MCU used		R5F523E6LD (RX23E-B Group)
Operating frequencies	When the PLL clock is selected as the system clock	<ul style="list-style-type: none"> <li>• Main clock: 8 MHz</li> <li>• Sub-clock: 32.768 kHz (stopped when the sub-clock is not used)</li> <li>• PLL: 32 MHz (main clock divided by 1 and multiplied by 4)</li> <li>• LOCO: 4 MHz</li> <li>• System clock (ICLK): 32 MHz (PLL divided by 1)</li> <li>• Peripheral module clock A (PCLKA): 32 MHz (PLL divided by 1)</li> <li>• Peripheral module clock B (PCLKB): 32 MHz (PLL divided by 1)</li> <li>• Peripheral module clock C (PCLKC): 32 MHz (PLL divided by 1)</li> <li>• Peripheral module clock D (PCLKD): 32MHz (PLL divided by 1)</li> <li>• FlashIF clock (FCLK): 32 MHz (PLL divided by 1)</li> </ul>
	When the main clock is selected as the system clock	<ul style="list-style-type: none"> <li>• Main clock: 8 MHz</li> <li>• Sub-clock: 32.768 kHz (stopped when the sub-clock is not used)</li> <li>• LOCO: 4 MHz</li> <li>• System clock (ICLK): 8 MHz (main clock divided by 1)</li> <li>• Peripheral module clock A (PCLKA): 8 MHz (main clock divided by 1)</li> <li>• Peripheral module clock B (PCLKB): 8 MHz (main clock divided by 1)</li> <li>• Peripheral module clock C (PCLKC): 8 MHz (main clock divided by 1)</li> <li>• Peripheral module clock D (PCLKD): 8 MHz (main clock divided by 1)</li> <li>• FlashIF clock (FCLK): 8 MHz (main clock divided by 1)</li> </ul>
	When the HOCO clock is selected as the system clock	<ul style="list-style-type: none"> <li>• Main clock: Stopped</li> <li>• Sub-clock: 32.768 kHz (stopped when the sub-clock is not used)</li> <li>• LOCO: 4 MHz</li> <li>• HOCO: 32 MHz</li> <li>• System clock (ICLK): 32 MHz (HOCO divided by 1)</li> <li>• Peripheral module clock A (PCLKA): 32 MHz (HOCO divided by 1)</li> <li>• Peripheral module clock B (PCLKB): 32 MHz (HOCO divided by 1)</li> <li>• Peripheral module clock C (PCLKC): 32 MHz (HOCO divided by 1)</li> <li>• Peripheral module clock D (PCLKD): 32 MHz (HOCO divided by 1)</li> <li>• FlashIF clock (FCLK): 32 MHz (HOCO divided by 1)</li> </ul>
Operating voltage		3.3 V
Integrated development environment		Renesas Electronics Corporation e <sup>2</sup> studio Version 2023-04
C compiler		Renesas Electronics Corporation C/C++ Compiler Package for RX Family V.3.05 Compile options The default setting is used in the integrated development environment.
iodefine.h version		V1.00
Endian		Little endian, big endian
Operating mode		Single-chip mode
Processor mode		Supervisor mode
Sample code version		Version 1.00
Board used		Renesas Solution Starter Kit for RX23E-B (Product No. RTK0ES1001C00001BJ)

### 3. Reference Application Note

For additional information associated with this document, refer to the following application note.

- RX Family Coding Example of Wait Processing by Software (R01AN1852)

The wait function in the reference application note is used in the sample code accompanying this application note.

## 4. Software

In the sample code, peripheral functions operating after a reset are stopped, nonexistent ports are configured, and then clock settings are configured.

### 4.1 Stop Processing for Active Peripheral Functions After a Reset

Peripheral functions that are operating after a reset are stopped in this processing.

The module-stop state is canceled after a reset only for the following peripheral modules. To enter the module-stop state, set the module stop bit to 1 (transition to the module-stop state is made). Power consumption can be reduced by entering the module-stop state.

In the sample code, the constant "MSTP\_STATE\_target module name" constant `r_init_stop_module.h` is set to "0 (MODULE\_STOP\_DISABLE)" and the target module does not transition to the module stop state..

When the system requires a module to enter the module-stop state, set the constant in `r_init_stop_module.h` to 1 (MODULE\_STOP\_ENABLE).

Table 4.1 lists the peripheral modules whose module-stop states are canceled after a reset.

**Table 4.1 Peripheral Modules Whose Module-Stop States are Canceled After a Reset**

Peripheral Module	Module Stop Bit	Value After a Reset	Value When Not Using the Module
DMAC/DTC	MSTPCRA.MSTPA28 bit	0	1
RAM	MSTPCRC.MSTPC0 bit	(module-stop state is canceled)	(transition to the module-stop state is made)

## 4.2 Configuring Nonexistent Ports

### 4.2.1 Overview

Bits corresponding to the nonexistent ports in the PDR register are set to 0 (input) or 1 (output). Values are set according to 20.4, "Initialization of the Port Direction Register (PDR)" in the User's Manual:

Hardware. After calling the `R_INIT_Port_Initialize` function in `main.c`., make sure that the direction control bits for the nonexistent ports are set as indicated in 20.4, "Initialization of the Port Direction Register (PDR)", in the User's Manual: Hardware. To perform byte-wise writes to the PODR register, set 0 for the port output data storage bit.

### 4.2.2 Selecting the Number of Pins

The number of pins in the sample code is set for the 100-pin package (`PIN_SIZE=100`). This application note covers 100-pin, 80-pin, 64-pin, 48-pin, and 40-pin packages. When using products other than the 100 pin-package, change `PIN_SIZE` in `r_init_port_initialize.h` to the number of pins on the package used.

### 4.2.3 Settings for Products with/without High-Withstand-Voltage Input Pins

The settings in the sample code are configured for products with high-withstand-voltage input pins (`HIGH_INPUT = WITH`). When using products without high-withstand-voltage input pins, change `HIGH_INPUT` in `r_init_port_initialize.h` to `WITHOUT`.



### 4.3 Clock Settings

#### 4.3.1 Clock Setting Procedure

Table 4.2 lists the "Clock Setting Procedure" with each processing and setting in the sample code. In the sample code, the main clock and PLL are operating, and the HOCO is stopped.

**Table 4.2 Clock Setting Procedure**

Step	Processing	Details	Setting in the Sample Code
1	Sub-clock setting* <sup>1</sup>	Not used	The sub-clock control circuit is initialized.
		Used	The sub-clock control circuit is initialized and the sub-clock oscillation is enabled. Then wait for the oscillation stabilization time* <sup>2</sup> by software.
2	Main clock setting* <sup>1</sup>	Not used	No setting is required.
		Used	Set the drive capability of the main clock in the MOFCR register, set the waiting time until the output of the main clock is supplied to the internal clock in the MOSCWTCR register, and then oscillate the main clock. Then waits until oscillation is stabilized (for the oscillation stabilization time).
3	PLL clock setting* <sup>1</sup>	Not used	No setting is required.
		Used	The PLL input frequency division ratio and frequency multiplication factor are set, and PLL clock oscillation is enabled. Then wait for the oscillation stabilization time.
4	HOCO clock setting* <sup>1</sup>	Not used	No setting is required.
		Used	The HOCO clock oscillation is enabled. Then wait for the oscillation stabilization time.
5	Operating power control mode setting	The operating power control mode is set according to the operating frequency and operating voltage in the user system.	High-speed operating mode is set.
6	Clock division ratio setting	The clock division ratio is changed.	FCLK, ICLK, PCLKA, PCLKB, PCLKC, PCLKD: Divided by 1
7	System clock switching	The system clock is switched according to the user system.	Switched to the PLL.


Notes: 1. When selecting each clock usage, change the appropriate constant in `r_init_clock.h` as required. Change the constant settings as necessary. Refer to section 4.7 for constants.  
 2. Refer to "4.3.2 Sub-Clock Oscillation Stabilization Time" for details on the sub-clock oscillation stabilization time.

### 4.3.2 Sub-Clock Oscillation Stabilization Time

This section describes the sub-clock oscillation stabilization time shown in Figure 4.1.

The sub-clock oscillation stabilization time ( $t_{SUBOSC}$ ) is set to the sub-clock oscillation stabilization time recommended by the crystal/ceramic resonator manufacturer. The wait time by software is set to a value greater than or equal to  $t_{SUBOSC}$ .

$t_{SUBOSC}$  used in the sample code is 1.3 seconds, thus the wait time by software is about 1.31 seconds here.



Note: \* Contact the crystal/ceramic resonator manufacturer to determine the oscillation stabilization time of a crystal/ceramic resonator for the user system.  
The oscillation stabilization time is not a condition for MCU operation, but for a crystal/ceramic resonator to start oscillation.

**Figure 4.1 Sub-Clock Oscillation Stabilization Time**

## 4.4 Section Configuration

Table 4.3 shows information of the section changed in the sample code.

For details about how to add, change, or delete sections, refer to the latest version of the RX Family CC-RX Compiler User's Manual.

**Table 4.3 Information of the Section Changed in the Sample Code (r01an6634\_rx23e-b)**

Section Name	Type	Address	Description
End_of_RAM	Addition	0000 7FFCh <sup>*1</sup>	End address of the on-chip RAM

Note: 1. The capacity of the on-chip RAM depends on the product. Change the address according to the product to be used.

## 4.5 File Composition

Table 4.4 lists the files used in the sample code. Files generated by the integrated development environment should not be listed in this table.

**Table 4.4 Files Used in the Sample Code**

File Name	Outline	Remarks
main.c	Main processing	
r_init_stop_module.c	Stop processing for active peripheral functions after a reset	
r_init_stop_module.h	Header file for r_init_stop_module.c	
r_init_port_initialize.c	Nonexistent port initialization	
r_init_port_initialize.h	Header file for r_init_port_initialize.c	
r_init_clock.c	Clock initialization	
r_init_clock.h	Header file for r_init_clock.c	
r_delay.c	Wait processing by software	
r_delay.h	Header file for r_delay.c	

## 4.6 Option-Setting Memory

Table 4.5 lists the option-setting memory configured in the sample code. When necessary, set a value suited to the user system.

**Table 4.5 Option-Setting Memory Configured in the Sample Code**

Symbol	Address	Setting Value	Contents
OFS0	FFFF FF8Fh to FFFF FF8Ch	FFFF FFFFh	The IWDT is stopped after a reset.
OFS1	FFFF FF8Bh to FFFF FF88h	FFFF FFFFh	Fast startup time at power-on is disabled. The voltage monitor 0 reset is disabled after a reset. HOCO oscillation is disabled after a reset.
MDE	FFFF FF83h to FFFF FF80h	FFFF FFFFh	Little endian

## 4.7 Constants

Table 4.6 to Table 4.8 list the constants used in the sample code, Table 4.9 to Table 4.15 list the constants for each package.

**Table 4.6 Constants Used in the Sample Code (User Changeable) (1/2)**

Constant Name	Setting Value	Contents
SEL_MAIN* <sup>1</sup>	B_USE	Selection of the main clock operation: B_USE: Used (main clock oscillating) B_NOT_USE: Not used (main clock stopped)
MAIN_CLOCK_HZ* <sup>1</sup>	8,000,000L	Oscillation frequency of a crystal/ceramic resonator for the main clock (Hz)
REG_MOFCR* <sup>1</sup>	00h	Set the main clock oscillator drive capacity (setting value in the MOFCR register)
REG_MOSCWTCR* <sup>1</sup>	06h	Setting value in the main clock wait control register
SEL_HOCO	B_NOT_USE	Selection of the HOCO clock operation: B_USE: Used (HOCO clock oscillating) B_NOT_USE: Not used (HOCO clock stopped)
SEL_PLL	B_USE	Selection of the PLL clock operation: B_USE: Used (PLL clock oscillating) B_NOT_USE: Not used (PLL clock stopped)
SEL_SUB* <sup>1*2</sup>	B_NOT_USE	Selection of the sub-clock usage for the system clock: B_USE: Used B_NOT_USE: Not used
SEL_RTC* <sup>1*2</sup>	B_NOT_USE	Selection of the sub-clock usage for the RTC count source: B_USE: Used B_NOT_USE: Not used
SUB_CLOCK_HZ* <sup>1</sup>	32,768L	Oscillation frequency of a crystal for the sub-clock (Hz)
WAIT_TIME_FOR_SUB_OSCILLATION* <sup>1</sup>	1,310,000,000L	Sub-clock oscillation stabilization time (ns)
REG_RCR3* <sup>1</sup>	CL_LOW	Selection of the sub-clock oscillator drive capability: CL_LOW: Drive capacity for low CL CL_STD: Drive capacity for standard CL
SEL_CNTMD* <sup>1</sup>	CNTMD_CAL	Selection of the real-time clock count mode CNTMD_CAL: Calendar count mode CNTMD_BIN: Binary count mode
REG_PLLCR	0700h	PLL input frequency division ratio and frequency multiplication factor settings (setting value in the PLLCR register)

Notes: 1. Change the setting value in `r_init_clock.h` according to the user system.

2. The sub-clock operation is set to be oscillating by setting B\_USE (sub-clock used) to either of the SEL\_SUB constant or SEL\_RTC constant, or both.

**Table 4.7 Constants Used in the Sample Code (User Changeable) (2/2)**

Constant Name	Setting Value	Contents
SEL_SYSCCLK* <sup>1</sup>	CLK_PLL	Clock source selection for the system clock CLK_HOCO: HOCO clock CLK_MAIN: Main clock CLK_SUB: Sub-clock CLK_PLL: PLL clock
REG_SCKCR	0000 0000h	Setting for the internal clock division ratio (setting value in the SCKCR register)
SEL_OPCM* <sup>1</sup>	OPCM_HIGH	Selection of the operating power control mode* <sup>4</sup> OPCM_HIGH: High-speed operating mode OPCM_MID: Middle-speed operating mode OPCM_LOW: Low-speed operating mode* <sup>5</sup>
MSTP_STATE_DMADTC* <sup>2</sup>	MODULE_STOP_DISABLE	Selection of the module-stop state for DMAC/DTC MODULE_STOP_DISABLE: Module-stop state canceled MODULE_STOP_ENABLE: Entering the module-stop state
MSTP_STATE_RAM* <sup>2</sup>	MODULE_STOP_DISABLE	Selection of the module-stop state for RAM MODULE_STOP_DISABLE: Operating MODULE_STOP_ENABLE: Stopped
PIN_SIZE* <sup>3</sup>	100	Number of pins on the product used
HIGH_INPUT* <sup>3</sup>	WITH	Selection of products with or without high-withstand-voltage input pins WITHOUT: Products without high-withstand-voltage input pins WITH: Products with high-withstand-voltage input pins

Notes: 1. Change the setting value in `r_init_clock.h` according to the user system.  
2. Change the setting value in `r_init_stop_module.h` according to the user system.  
3. Change the setting value in `r_init_port_initialize.h` according to the user system. It is also necessary to change the port settings that do not exist in the device (package) to be used. Refer to Chapter 4.2 for details.  
4. The ranges of the operating frequency and operating voltage differ depending on operating modes. Refer to the User's Manual: Hardware for details.  
5. Low-speed operating mode can be selected only when the sub-clock is used as the system clock and all clock sources other than the sub-clock are stopped. Note that in the sample code accompanying this application note, only LOCO is stopped when low-speed operating mode is selected. Therefore, select the stopped state for the other clock sources.

**Table 4.8 Constants Used in the Sample Code (Not User Changeable)**

Constant Name	Setting Value	Contents
B_NOT_USE	0	Not used
B_USE	1	Used
CL_LOW	02h	Drive capacity for low CL
CL_STD	0Ch	Drive capacity for standard CL
CNTMD_CAL	0	RTC: Calendar count mode
CNTMD_BIN	1	RTC: Binary count mode
CLK_MAIN	0200h	Clock source: Main clock
CLK_PLL	0400h	Clock source: PLL
CLK_HOCO	0100h	Clock source: HOCO
CLK_SUB	0300h	Clock source: Sub-clock
SUB_CLOCK_CYCLE	1000000L/SUB_CLOCK_Hz	Sub-clock cycle ( $\mu$ s)
LOCO_CLOCK_kHz	4560L	LOCO frequency (kHz)
FOR_CMT0_TIME	7018*8	Counter cycle (ns) of the oscillation stabilization wait timer (CMT0) ( $\text{LOCO} = 4.56 \text{ MHz (max.)} \times 1/8, \text{PCLK} \times 1/32$ )
OPCM_MID	02h	Operating power control mode: Middle-speed operating mode
OPCM_HIGH	00h	Operating power control mode: High-speed operating mode
OPCM_LOW	FFh	Operating power control mode: Low-speed operating mode
OPCM_DEFAULT	OPCM_MID	Operating mode after reset cancellation
WITH	1	With high-withstand-voltage input pins
WITHOUT	0	Without high-withstand-voltage input pins
MODULE_STOP_ENABLE	1	Transition to the module-stop state is made
MODULE_STOP_DISABLE	0	Module-stop state is canceled

**Table 4.9 Constants when a 100-Pin Package with/without High-Withstand-Voltage Input Pins is Used (PIN\_SIZE = 100, and HIGH\_INPUT = WITH or HIGH\_INPUT = WITHOUT)**

Constant Name	Setting Value	Contents
DEF_P1PDR	03h	Setting value in the port P1 direction register
DEF_P2PDR	00h	Setting value in the port P2 direction register
DEF_P3PDR	1Ch	Setting value in the port P3 direction register
DEF_P5PDR	CFh	Setting value in the port P5 direction register
DEF_P6PDR	00h	Setting value in the port P6 direction register
DEF_P7PDR	E0h	Setting value in the port P7 direction register
DEF_PAPDR	E0h	Setting value in the port PA direction register
DEF_PBPDR	FCh	Setting value in the port PB direction register
DEF_PCPDR	00h	Setting value in the port PC direction register
DEF_PDPDR	E0h	Setting value in the port PD direction register
DEF_PEPDR	E0h	Setting value in the port PE direction register

**Table 4.10 Constants when a 80-Pin Package is Used (PIN\_SIZE = 80)**

Constant Name	Setting Value	Contents
DEF_P1PDR	0Fh	Setting value in the port P1 direction register
DEF_P2PDR	03h	Setting value in the port P2 direction register
DEF_P3PDR	1Ch	Setting value in the port P3 direction register
DEF_P5PDR	CFh	Setting value in the port P5 direction register
DEF_P6PDR	00h	Setting value in the port P6 direction register
DEF_P7PDR	FFh	Setting value in the port P7 direction register
DEF_PAPDR	E0h	Setting value in the port PA direction register
DEF_PBPDR	FCh	Setting value in the port PB direction register
DEF_PCPDR	04h	Setting value in the port PC direction register
DEF_PDPDR	FFh	Setting value in the port PD direction register
DEF_PEPDR	E0h	Setting value in the port PE direction register

**Table 4.11 Constants when a 64-Pin Package with High-Withstand-Voltage Input Pins is Used  
(PIN\_SIZE = 64, and HIGH\_INPUT = WITH)**

Constant Name	Setting Value	Contents
DEF_P1PDR	0Fh	Setting value in the port P1 direction register
DEF_P2PDR	3Fh	Setting value in the port P2 direction register
DEF_P3PDR	1Ch	Setting value in the port P3 direction register
DEF_P5PDR	CFh	Setting value in the port P5 direction register
DEF_P6PDR	0Fh	Setting value in the port P6 direction register
DEF_P7PDR	FFh	Setting value in the port P7 direction register
DEF_PAPDR	FFh	Setting value in the port PA direction register
DEF_PBPDR	FCh	Setting value in the port PB direction register
DEF_PCPDR	04h	Setting value in the port PC direction register
DEF_PDPDR	FFh	Setting value in the port PD direction register
DEF_PEPDR	E0h	Setting value in the port PE direction register

**Table 4.12 Constants when a 64-Pin Package without High-Withstand-Voltage Input Pins is Used  
(PIN\_SIZE = 64, and HIGH\_INPUT = WITHOUT)**

Constant Name	Setting Value	Contents
DEF_P1PDR	0Fh	Setting value in the port P1 direction register
DEF_P2PDR	3Fh	Setting value in the port P2 direction register
DEF_P3PDR	1Ch	Setting value in the port P3 direction register
DEF_P5PDR	CFh	Setting value in the port P5 direction register
DEF_P6PDR	0Fh	Setting value in the port P6 direction register
DEF_P7PDR	FFh	Setting value in the port P7 direction register
DEF_PAPDR	FFh	Setting value in the port PA direction register
DEF_PBPDR	FCh	Setting value in the port PB direction register
DEF_PCPDR	04h	Setting value in the port PC direction register
DEF_PDPDR	FFh	Setting value in the port PD direction register
DEF_PEPDR	FCh	Setting value in the port PE direction register



**Table 4.13 Constants when a 48-Pin Package is Used (PIN\_SIZE = 48)**

Constant Name	Setting Value	Contents
DEF_P1PDR	0Fh	Setting value in the port P1 direction register
DEF_P2PDR	3Fh	Setting value in the port P2 direction register
DEF_P3PDR	1Ch	Setting value in the port P3 direction register
DEF_P5PDR	CFh	Setting value in the port P5 direction register
DEF_P6PDR	3Fh	Setting value in the port P6 direction register
DEF_P7PDR	FFh	Setting value in the port P7 direction register
DEF_PAPDR	FFh	Setting value in the port PA direction register
DEF_PBPDR	FCh	Setting value in the port PB direction register
DEF_PCPDR	7Fh	Setting value in the port PC direction register
DEF_PDPDR	FFh	Setting value in the port PD direction register
DEF_PEPDR	FFh	Setting value in the port PE direction register

**Table 4.14 Constants when a 40-Pin Package with High-Withstand-Voltage Input Pins is Used (PIN\_SIZE = 40, and HIGH\_INPUT = WITH)**

Constant Name	Setting Value	Contents
DEF_P1PDR	0Fh	Setting value in the port P1 direction register
DEF_P2PDR	3Fh	Setting value in the port P2 direction register
DEF_P3PDR	1Ch	Setting value in the port P3 direction register
DEF_P5PDR	FFh	Setting value in the port P5 direction register
DEF_P6PDR	FFh	Setting value in the port P6 direction register
DEF_P7PDR	FFh	Setting value in the port P7 direction register
DEF_PAPDR	FFh	Setting value in the port PA direction register
DEF_PBPDR	FCh	Setting value in the port PB direction register
DEF_PCPDR	7Fh	Setting value in the port PC direction register
DEF_PDPDR	FFh	Setting value in the port PD direction register
DEF_PEPDR	FFh	Setting value in the port PE direction register

**Table 4.15 Constants when a 40-Pin Package without High-Withstand-Voltage Input Pins is Used (PIN\_SIZE = 40, and HIGH\_INPUT = WITHOUT)**

Constant Name	Setting Value	Contents
DEF_P1PDR	0Fh	Setting value in the port P1 direction register
DEF_P2PDR	3Fh	Setting value in the port P2 direction register
DEF_P3PDR	1Ch	Setting value in the port P3 direction register
DEF_P5PDR	FFh	Setting value in the port P5 direction register
DEF_P6PDR	FFh	Setting value in the port P6 direction register
DEF_P7PDR	FFh	Setting value in the port P7 direction register
DEF_PAPDR	FFh	Setting value in the port PA direction register
DEF_PBPDR	FCh	Setting value in the port PB direction register
DEF_PCPDR	7Fh	Setting value in the port PC direction register
DEF_PDPDR	FFh	Setting value in the port PD direction register
DEF_PEPDR	FEh	Setting value in the port PE direction register

## 4.8 Functions

Table 4.16 lists the functions used in the sample code.

**Table 4.16 Functions Used in the Sample Code**

Function Name	Outline
Main	Main processing
R_INIT_StopModule	Stop processing for active peripheral functions after a reset
R_INIT_Port_Initialize	Nonexistent port initialization
R_INIT_Clock	Clock initialization
cgc_oscillation_main	Main clock oscillation setting
cgc_oscillation_hoco	HOCO clock oscillation setting
cgc_oscillation_pll	PLL clock oscillation setting
cgc_oscillation_sub	Sub-clock oscillation setting
cgc_disable_subclk	Sub-clock stop setting
oscillation_subclk	Enabling sub-clock oscillation
init_rtc	RTC Initialization
no_use_subclk_as_sysclk	Setting when the sub-clock is not used as the system clock
cmt0_countstart	CMT0 wait start setting (wait for sub-clock oscillation stabilization)
cmt0_endcheck	CMT0 wait (wait for sub-clock oscillation stabilization) completion check and initialization
R_DELAY	Inline function to specify the number of loops
R_DELAY_us	Function to specify the execution time

## 4.9 Function Specifications

The following tables list the sample code function specifications.

<b>main</b>	
<b>Outline</b>	Main processing
<b>Header</b>	None
<b>Declaration</b>	void main (void)
<b>Description</b>	Calls the following functions: Stop processing for active peripheral functions after a reset, nonexistent port initialization, and clock initialization.
<b>Arguments</b>	None
<b>Return Value</b>	None
<b>R_INIT_StopModule</b>	
<b>Outline</b>	Stop processing for active peripheral functions after a reset
<b>Header</b>	r_init_stop_module.h
<b>Declaration</b>	void R_INIT_StopModule (void)
<b>Description</b>	Configures the setting to enter the module-stop state.
<b>Arguments</b>	None
<b>Return Value</b>	None
<b>Remarks</b>	Transition to the module-stop state is not performed in the sample code.
<b>R_INIT_Port_Initialize</b>	
<b>Outline</b>	Nonexistent port initialization
<b>Header</b>	r_init_port_initialize.h
<b>Declaration</b>	void R_INIT_Port_Initialize(void)
<b>Description</b>	Initializes port direction registers according to nonexistent port pins.
<b>Arguments</b>	None
<b>Return Value</b>	None
<b>Remarks</b>	The settings in the sample code are configured for the 100-pin package with high-withstand-voltage input pins (PIN_SIZE = 100, HIGH_INPUT = WITH). After this function is called, when writing in byte units to the PDR registers which have nonexistent ports, set the direction control bits for nonexistent ports to 1, and set the port output data storage bits to 0.
<b>R_INIT_Clock</b>	
<b>Outline</b>	Clock initialization
<b>Header</b>	r_init_clock.h
<b>Declaration</b>	void R_INIT_Clock (void)
<b>Description</b>	Initializes the clock.
<b>Arguments</b>	None
<b>Return Value</b>	None
<b>Remarks</b>	The sample code selects processing which uses the PLL clock as the system clock without using the sub-clock and RTC.

<b>cgc_oscillation_main</b>	
<b>Outline</b>	Main clock oscillation setting
<b>Header</b>	r_init_clock.h
<b>Declaration</b>	void cgc_oscillation_main (void)
<b>Description</b>	Sets the main clock drive capability, sets the MOSCWTCR register, and enables main clock oscillation. Then waits for the main clock oscillation stabilization time.
<b>Arguments</b>	None
<b>Return Value</b>	None
<b>cgc_oscillation_hoco</b>	
<b>Outline</b>	HOCO clock oscillation setting
<b>Header</b>	r_init_clock.h
<b>Declaration</b>	void cgc_oscillation_hoco (void)
<b>Description</b>	Enables HOCO oscillation. Then waits for the HOCO clock oscillation stabilization time.
<b>Arguments</b>	None
<b>Return Value</b>	None
<b>cgc_oscillation_pll</b>	
<b>Outline</b>	PLL clock oscillation setting
<b>Header</b>	r_init_clock.h
<b>Declaration</b>	void cgc_oscillation_pll (void)
<b>Description</b>	Sets the PLL input frequency division ratio and frequency multiplication factor, and enables PLL clock oscillation. Then waits for the PLL clock oscillation stabilization time.
<b>Arguments</b>	None
<b>Return Value</b>	None
<b>cgc_oscillation_sub</b>	
<b>Outline</b>	Sub-clock oscillation setting
<b>Header</b>	r_init_clock.h
<b>Declaration</b>	void cgc_oscillation_sub (void)
<b>Description</b>	Configures the setting when the sub-clock is used as either the system clock or the RTC count source, or both.
<b>Arguments</b>	None
<b>Return Value</b>	None
<b>cgc_disable_subclk</b>	
<b>Outline</b>	Sub-clock stop setting
<b>Header</b>	r_init_clock.h
<b>Declaration</b>	void cgc_disable_subclk (void)
<b>Description</b>	Configures the setting when the sub-clock is not used as either the system clock or the RTC count source.
<b>Arguments</b>	None
<b>Return Value</b>	None


<hr/> oscillation_subclk <hr/>	
<b>Outline</b>	Enabling sub-clock oscillation
<b>Header</b>	None
<b>Declaration</b>	static void oscillation_subclk (void)
<b>Description</b>	Configures settings for sub-clock oscillation.
<b>Arguments</b>	None
<b>Return Value</b>	None
<hr/>	
<hr/> init_rtc <hr/>	
<b>Outline</b>	Initialization for using RTC
<b>Header</b>	None
<b>Declaration</b>	static void init_rtc (void)
<b>Description</b>	Performs initialization for using RTC (setting for clock supply and RTC software reset).
<b>Arguments</b>	None
<b>Return Value</b>	None
<hr/>	
<hr/> no_use_subclk_as_sysclk <hr/>	
<b>Outline</b>	Setting when the sub-clock is not used as the system clock
<b>Header</b>	None
<b>Declaration</b>	static void no_use_subclk_as_sysclk (void)
<b>Description</b>	Stops the sub-clock as the system clock when the sub-clock is used only as the RTC count source.
<b>Arguments</b>	None
<b>Return Value</b>	None
<hr/>	
<hr/> cmt0_countstart <hr/>	
<b>Outline</b>	CMT0 wait start setting (wait for sub-clock oscillation stabilization)
<b>Header</b>	None
<b>Declaration</b>	static void cmt0_countstart(uint16_t cnt)
<b>Description</b>	When using the sub-clock oscillator, waits for the sub-clock oscillation stabilization time with CMT0. When starting to wait for the oscillation stabilization, CMT0 count starts.
<b>Arguments</b>	uint32_t cnt:      Oscillation Stabilization Time cnt = Oscillation stabilization time (ns)* <sup>1</sup> ÷ FOR_CMT0_TIME* <sup>2</sup>
<b>Return Value</b>	None
<b>Remarks</b>	Notes: 1. The oscillation stabilization time varies depending on the crystal/ceramic resonator. Set the value based on the calculation method described in 4.3.2. 2. The value of FOR_CMT0_TIME is calculated with 4.56 MHz (max.) of LOCO. The actual wait time may differ depending on the LOCO frequency.

<b>cmt0_endcheck</b>	
<b>Outline</b>	CMT0 wait (wait for sub-clock oscillation stabilization) completion check and initialization
<b>Header</b>	None
<b>Declaration</b>	static void cmt0_endcheck(void)
<b>Description</b>	When using the sub-clock oscillator, checks whether the wait processing for the sub-clock oscillation stabilization is completed. If completed, initializes CMT0.
<b>Arguments</b>	None
<b>Return Value</b>	None
<b>R_DELAY</b>	
<b>Outline</b>	Inline function to specify the number of loops
<b>Header</b>	r_delay.h
<b>Declaration</b>	static void R_DELAY (uint32_t loop_cnt)
<b>Description</b>	Wait processing which performs loops the specified number of times (a loop is fixed at five cycles).
<b>Arguments</b>	loop_cnt: The number of loops
<b>Return Value</b>	None
<b>R_DELAY_us</b>	
<b>Outline</b>	Function to specify the execution time
<b>Header</b>	r_delay.h
<b>Declaration</b>	void R_DELAY_us (uint32_t us, uint32_t khz)
<b>Description</b>	Calculates the number of loops based on the execution time ( $\mu$ s) and the system clock (ICLK) frequency, and calls the inline function to specify the number of loops.
<b>Arguments</b>	us: Execution time khz: System clock (ICLK) frequency when the function is called.
<b>Return Value</b>	None

## 4.10 Flowcharts

### 4.10.1 Main processing


Figure 4.2 shows the main processing.



**Figure 4.2 Main Processing**

### 4.10.2 Stop Processing for Active Peripheral Functions After a Reset

Figure 4.3 shows the stop processing for active peripheral functions after a reset.




Note: \* The module-stop state is canceled in the sample code. When entering the module-stop state for any peripheral functions, set the #define MSTP\_STATE\_<target module name> constant to 1.

**Figure 4.3 Stop Processing for Active Peripheral Functions After a Reset**

### 4.10.3 Nonexistent Port Initialization

Figure 4.4 shows the nonexistent port initialization.




**Figure 4.4 Nonexistent Port Initialization**




#### 4.10.4 Clock Initialization

Figure 4.5 and Figure 4.6 show the clock initialization.



Note: \* Change the `SEL_MAIN`, `SEL_PLL`, `SEL_HOCO`, `SEL_RTC` and `SEL_OPCM` constant settings in "r\_init\_clock.h" according to the user system. Refer to Tables 4.6 and 4.7 for details.

Figure 4.5 Clock Initialization (1/2)




- Notes: 1. Change the REG\_SCKCR3 constant setting in "r\_init\_stop\_module.h" and SEL\_OPCM in "r\_init\_clock.h" according to the user system. Refer to Tables 4.7 for details.  
 2. The setting value varies depending on the system clock selected by the constant.

**Figure 4.6 Clock Initialization (2/2)**

#### 4.10.5 Main Clock Oscillation Setting

Figure 4.7 shows the main clock oscillation setting.




Note: \* Change the REG\_MOFCR and REG\_MOSCWTCR constant settings in "r\_init\_clock.h" according to the user system. Refer to Table 4.6 for details.

**Figure 4.7 Main Clock Oscillation Setting**

#### 4.10.6 HOCO Clock Oscillation Setting


Figure 4.8 shows the HOCO clock oscillation setting.



**Figure 4.8 HOCO Clock Oscillation Setting**

4.10.7 PLL Clock Oscillation Setting

Figure 4.9 shows the PLL clock oscillation setting.




Note: \* Change the REG\_PLLCR constant settings in “r\_init\_clock.h” according to the user system. Refer to Table 4.6 for details.

Figure 4.9 PLL Clock Oscillation Setting


### 4.10.8 Sub-Clock Oscillation Setting

Figure 4.10 to Figure 4.13 show the sub-clock oscillation setting.




Note: \* Change the SEL\_RTC constant settings in “r\_init\_clock.h” according to the user system. Refer to Table 4.6 for details.

**Figure 4.10 Sub-Clock Oscillation Setting**




Note: \* Change the REG\_RCR3 and WAIT\_TIME\_FOR\_SUB\_OSCILLATION constant settings in “r\_init\_clock.h” according to the user system.  
Refer to Tables 4.6 for details.

**Figure 4.11 Enabling Sub-Clock Oscillation**




**Figure 4.12 Initialization for using RTC**



**Figure 4.13 Processing when the Sub-Clock is not Used as the System Clock**

#### 4.10.9 Sub-Clock Stop Setting


Figure 4.14 shows the sub-clock stop setting.



**Figure 4.14 Sub-Clock Stop Setting**


**4.10.10 CMT0 Wait Start Setting, and CMT0 Wait Completion Check and Initialization**

Figure 4.15 shows the CMT0 wait start setting, and Figure 4.16 shows the CMT0 wait completion check and initialization.



**Figure 4.15 CMT0 Wait Start Setting**





Note: \* When the counter of the independent watchdog timer (IWDT) is operating, refresh the counter in this loop as required.

Figure 4.16 CMT0 Wait Completion Check and Initialization


## 5. Importing a Project

The sample code is provided in the form of an e<sup>2</sup> studio project. This section describes the procedures for importing a project into e<sup>2</sup> studio and CS+. After importing a project, confirm that the build settings and the debug settings are correct.

### 5.1 Importing a Project into e<sup>2</sup> studio

If you use a project with e<sup>2</sup> studio, follow the procedure shown below to import the project into e<sup>2</sup> studio.

(The windows and dialogs shown in the following procedure may slightly differ from the actually displayed ones, depending on the version of e<sup>2</sup> studio you use.)



## 5.2 Importing a Project into CS+

If you use a project with CS+, follow the procedure described below to import the project into CS+.

(The windows and dialogs shown in the following procedure may slightly differ from the actually displayed ones, depending on the version of CS+ you use.)




Figure 5.2 Importing a Project in CS+

## 6. Sample Code

Sample code can be downloaded from the Renesas Electronics website.

## 7. Reference Documents

User's Manual: Hardware

RX23E-B Group User's Manual: Hardware (R01UH0972)

The latest version can be downloaded from the Renesas Electronics website.

User's Manual: Development environment

RX Family C/C++ Compiler CC-RX User's Manual (R20UT3248)

The latest version can be downloaded from the Renesas Electronics website.

Revision History

Rev.	Date	Description	
		Page	Summary
1.00	Jun. 30, 2023	-	First edition issued

# General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

## 1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity.

Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

## 2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

## 3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

## 4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

## 5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

## 6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.).

## 7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

## 8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan

[www.renesas.com](http://www.renesas.com)

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

[www.renesas.com/contact/](http://www.renesas.com/contact/).