RX Family
Using the CAN

Abstract
This document describes the procedures for CAN communication using the RX Family.

Products
RX62N/RX621, RX62G, and RX62T Groups
RX630, RX63N/RX631, and RX63T Groups

When using this application note with other Renesas MCUs, careful evaluation is recommended after making modifications to comply with the alternate MCU.

The RX Family has up to three channels of the CAN module.
The variables used and the values they represent are as follows:
   i: CAN channel number (i = 0 to 2)
   j: Mailbox number (j = 0 to 31)
   k: Mask register number (k = 0 to 7)
Contents

1. Initial Settings .......................................................................................................................... 4
   1.1 CAN Bit Timing .................................................................................................................. 5
       1.1.1 Bit Timing Conditions ............................................................................................ 6
   1.2 Transfer Speed .................................................................................................................. 7
   1.3 CAN Bit Timing and Transfer Speed Settings ................................................................. 10

2. Transmission and Reception of CAN Messages ...................................................................... 10
   2.1 CAN Configuration .......................................................................................................... 11
       2.1.1 Configuration after a Hardware Reset .................................................................... 12
       2.1.2 Configuration after Transitioning to CAN Reset Mode ....................................... 13
       2.1.3 Configuration after Transitioning to CAN Halt Mode ........................................... 14
   2.2 Message Transmission ..................................................................................................... 15
       2.2.1 Normal Transmission Request ............................................................................... 16
       2.2.2 Normal Transmission Complete Processing .......................................................... 17
       2.2.3 One-Shot Transmission Request ............................................................................. 18
       2.2.4 One-Shot Transmission Complete Processing ......................................................... 19
       2.2.5 Transmission-Abort ................................................................................................. 20
   2.3 Message Reception .......................................................................................................... 22
       2.3.1 Normal Reception Request ...................................................................................... 23
       2.3.2 Reception Complete (Overwrite Mode) with Mailbox Set to Normal Receive Mode .... 24
       2.3.3 Reception Complete (Overrun Mode) with Mailbox Set to Normal Receive Mode ...... 26
       2.3.4 One-Shot Reception Request .................................................................................. 27
       2.3.5 Reception Complete with Mailbox Set to One-Shot Receive Mode ......................... 28
       2.3.6 Reception-Abort ........................................................................................................ 29

3. Mailbox Modes ....................................................................................................................... 30
   3.1 Normal Mailbox Mode ..................................................................................................... 30
   3.2 FIFO Mailbox Mode ......................................................................................................... 31
       3.2.1 FIFO Mailbox Mode Settings .................................................................................. 33
       3.2.2 FIFO Transmission ................................................................................................. 34
       3.2.3 FIFO Reception (Overwrite Mode) .......................................................................... 35
       3.2.4 FIFO Reception (Overrun Mode) ............................................................................. 36

4. Mailbox Search Function ....................................................................................................... 37
   4.1 Using the Mailbox Search Function .................................................................................. 39
       4.1.1 Receive Mailbox Search Mode .................................................................................. 40
       4.1.2 Transmit Mailbox Search Mode ............................................................................... 41
       4.1.3 Message Lost Search Mode ...................................................................................... 42
       4.1.4 Channel Search Mode .............................................................................................. 43

5. CAN Errors ............................................................................................................................ 45
   5.1 CAN Error Checking ......................................................................................................... 46

6. Bus-Off Recovery Modes ...................................................................................................... 48

7. Using an Acceptance Filter .................................................................................................. 50
   7.1 Standard ID and Extended ID ....................................................................................... 50
<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>7.2</td>
<td>Applying an Acceptance Filter to the Normal Receive Mailbox</td>
<td>51</td>
</tr>
<tr>
<td>7.3</td>
<td>Applying an Acceptance Filter to the Receive FIFO</td>
<td>54</td>
</tr>
<tr>
<td>7.4</td>
<td>Acceptance Filter Support Unit</td>
<td>55</td>
</tr>
<tr>
<td>7.4.1</td>
<td>Using the Acceptance Filter Support Unit</td>
<td>55</td>
</tr>
<tr>
<td>8.</td>
<td>CAN Sleep Operation</td>
<td>59</td>
</tr>
<tr>
<td>8.1</td>
<td>CAN Sleep Operation</td>
<td>59</td>
</tr>
<tr>
<td>8.2</td>
<td>Canceling CAN Sleep Mode</td>
<td>61</td>
</tr>
<tr>
<td>9.</td>
<td>Test Modes</td>
<td>63</td>
</tr>
<tr>
<td>9.1</td>
<td>Test Mode Selection</td>
<td>63</td>
</tr>
<tr>
<td>9.2</td>
<td>Listen-Only Mode</td>
<td>64</td>
</tr>
<tr>
<td>9.3</td>
<td>Self-Test Mode 0 (External Loop-Back)</td>
<td>65</td>
</tr>
<tr>
<td>9.4</td>
<td>Self-Test Mode 1 (Internal Loop-Back)</td>
<td>66</td>
</tr>
<tr>
<td>10.</td>
<td>Notes on the Processing Flow</td>
<td>67</td>
</tr>
<tr>
<td>10.1</td>
<td>Infinite Loops</td>
<td>67</td>
</tr>
</tbody>
</table>
1. **Initial Settings**

The following settings are required for CAN communication:

- Clock setting (refer to section 1 “Initial Settings”).
- Bit timing setting (refer to section 1 “Initial Settings”).
- Baud rate setting (refer to section 1 “Initial Settings”).
- Acceptance filter setting (refer to section 7 “Using an Acceptance Filter”).
1.1 CAN Bit Timing

The CAN bit timing settings for the CAN module of the RX Family affect the three segments that make up each bit of the communication frame.

Figure 1 shows the segment structure and the sampling point.

Of the three segments, time segment 1 (TSEG1) and time segment 2 (TSEG2) specify the sampling point. The sampling timing can be adjusted by changing the values of TSEG1 and TSEG2.

The minimum unit in which timing settings are specified is called a time quantum (Tq). The Tq is determined by the clock frequency input to the CAN module and the baud rate prescaler frequency division value.

![Diagram of CAN Bit Timing](image)

**Figure 1  Segment Structure of Bit and Sampling Point**

(1) SS: Synchronization Segment
This segment is used for synchronization by monitoring the edge transition from recessive to dominant within the interframe space.*1

(2) TSEG1: Time Segment 1
This segment’s purpose is to absorb the physical delay inherent in the CAN network and to compensate for phase error*2 that occurs during resynchronization. The physical delay inherent in the network is equal to two times the sum of the bus delay, the input comparator delay, and the output driver delay.

(3) TSEG2: Time Segment 2
This segment’s purpose is to compensate for phase error*2 that occurs during resynchronization.

(4) SJW: Resynchronization Jump Width
This is the maximum width of compensation to correct synchronization misalignment due to phase error*2.

Notes 1. The interframe space comprises three conditions: intermission, suspend transmission, and bus idle. All nodes can start transmission during the bus idle condition.

2. Phase error refers to synchronization misalignment between nodes, during message transmission or reception, due to factors such as a shift in the oscillator frequency or delay in the signal transfer path.
1.1.1 Bit Timing Conditions

The settings and restrictions for each segment are as follows:

(1) Setting for Each Segment
- SS = Fixed to 1 Tq
- TSEG1 = Set within a range of 4 to 16 Tq
- TSEG2 = Set within a range of 2 to 8 Tq
- SJW = Set within a range of 1 to 4 Tq
- SS + TSEG1 + TSEG2 = 8 to 25 Tq

(2) Restrictions for TSEG1 and TSEG2
- TSEG1 > TSEG2 ≥ SJW (however, TSEG2 ≥ 2 when SJW = 1)
1.2 Transfer Speed

The transfer speed is determined by fCAN, the baud rate prescaler frequency division value, and the Tq count per bit.

Figure 2 shows the block diagram of the CAN module system clock.

Table 1 shows the main formula for calculating the transfer speed and actual examples, and Table 2 shows bit timing setting examples.

![Block Diagram of the CAN Module System Clock Generator Circuit](image)

- fCAN: CAN module system clock
- P: Value specified by prescaler division ratio select bits in the bit configuration register (P = 0 to 1023)
- fCANCLK: CAN communication clock (fCANCLK = fCAN / (P + 1))
- CCLKS: Bit in the bit configuration register
### Table 1  Formula for Calculating Transfer Speed and Actual Examples

<table>
<thead>
<tr>
<th>Baud rate prescaler frequency division value [ \text{P} + 1 ] x Tq count per bit</th>
<th>fCAN</th>
<th>fCANCLK</th>
<th>( \frac{\text{fCAN}}{\text{Tq count per bit}} )</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Formula for calculating transfer rate</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>fCAN</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Transfer rate</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>50 MHz</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 Mbps</td>
<td>10 Tq (5)</td>
<td>8 Tq (6)</td>
<td>10 Tq (4)</td>
</tr>
<tr>
<td></td>
<td>25 Tq (2)</td>
<td>12 Tq (4)</td>
<td>20 Tq (2)</td>
</tr>
<tr>
<td>500 kbps</td>
<td>10 Tq (10)</td>
<td>8 Tq (12)</td>
<td>10 Tq (8)</td>
</tr>
<tr>
<td></td>
<td>25 Tq (4)</td>
<td>12 Tq (8)</td>
<td>20 Tq (4)</td>
</tr>
<tr>
<td>250 kbps</td>
<td>10 Tq (20)</td>
<td>8 Tq (24)</td>
<td>10 Tq (16)</td>
</tr>
<tr>
<td></td>
<td>25 Tq (8)</td>
<td>12 Tq (16)</td>
<td>20 Tq (8)</td>
</tr>
<tr>
<td>125 kbps</td>
<td>10 Tq (40)</td>
<td>8 Tq (48)</td>
<td>10 Tq (32)</td>
</tr>
<tr>
<td></td>
<td>25 Tq (16)</td>
<td>12 Tq (32)</td>
<td>20 Tq (16)</td>
</tr>
<tr>
<td>83.3 kbps</td>
<td>10 Tq (60)</td>
<td>8 Tq (72)</td>
<td>8 Tq (60)</td>
</tr>
<tr>
<td></td>
<td>25 Tq (24)</td>
<td>12 Tq (48)</td>
<td>10 Tq (48)</td>
</tr>
<tr>
<td>33.3 kbps</td>
<td>10 Tq (150)</td>
<td>8 Tq (180)</td>
<td>8 Tq (120)</td>
</tr>
<tr>
<td></td>
<td>25 Tq (60)</td>
<td>12 Tq (120)</td>
<td>10 Tq (120)</td>
</tr>
</tbody>
</table>

Notes:
1. Baud rate prescaler frequency division value = \( \text{P} + 1 \) (\( \text{P} = 0 \) to 1023)
2. Figures in parentheses ( ) are baud rate prescaler frequency division values.

P: Value specified by prescaler division ratio select bits in the bit configuration register.
### Table 2  Bit Timing Setting Examples

<table>
<thead>
<tr>
<th>1 Bit</th>
<th>Setting (Tq)</th>
<th>Sampling Point* (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>SS</td>
<td>TSEG1</td>
</tr>
<tr>
<td>8 Tq</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>5</td>
</tr>
<tr>
<td>10 Tq</td>
<td>1</td>
<td>6</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>7</td>
</tr>
<tr>
<td>12 Tq</td>
<td>1</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>9</td>
</tr>
<tr>
<td>15 Tq</td>
<td>1</td>
<td>10</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>11</td>
</tr>
<tr>
<td>16 Tq</td>
<td>1</td>
<td>10</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>11</td>
</tr>
<tr>
<td>20 Tq</td>
<td>1</td>
<td>12</td>
</tr>
<tr>
<td>24 Tq</td>
<td>1</td>
<td>13</td>
</tr>
</tbody>
</table>

Note: * The point at which the level of a bit is determined.

When the sampling point is set to 75%

![Diagram showing bit timing setting examples with sampling point at 75%](image-url)
1.3 CAN Bit Timing and Transfer Speed Settings

Figure 3 shows the procedure for setting the CAN bit timing and transfer speed. These settings must be performed during CAN configuration. Refer to section 2.1 for details on the CAN configuration procedure.

![Diagram](image)

Figure 3   CAN Bit Timing and Transfer Speed Setting Procedure

2. Transmission and Reception of CAN Messages

The three procedures listed below are used to transmit and receive CAN messages. These procedures are used in normal mailbox mode (CAN mailbox mode select bit (MBM) = 0). For details on FIFO mailbox mode (CAN mailbox mode select bit (MBM) = 1), see section 3.

(1) CAN Configuration Procedure
   During CAN configuration, CAN transfer speed, control mode, acceptance filter, and interrupt settings are made.

(2) Mailbox Configuration Procedure
   The mailbox settings for the transmission and reception modes are made in the message control register j (MCTLj) corresponding to each mailbox.
   Table 3 lists the correspondences between the message control register j (MCTLj) settings and the transmission/reception modes.

(3) Data Processing Procedure
   This is the message processing that takes place during message transmission and reception as well as at normal reception complete.
Table 3 Correspondences of Message Control Register j Settings and Transmission/Reception Modes

<table>
<thead>
<tr>
<th>TRMREQ*</th>
<th>RECREQ*</th>
<th>ONESHOT*</th>
<th>Mailbox Transmission/Reception Mode Setting</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Mailbox disabled or transmission being aborted.</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Can be configured only when transmission or reception from a mailbox programmed in one-shot mode is aborted.</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Configured as a receive mailbox for a data frame or a remote frame.</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Configured as a one-shot receive mailbox for a data frame or a remote frame.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Configured as a transmit mailbox for a data frame or a remote frame.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Configured as a one-shot transmit mailbox for a data frame or a remote frame.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Do not set.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Do not set.</td>
</tr>
</tbody>
</table>

Note: * Bit in message control register j

Keep the following points in mind when setting a mailbox as a receive mailbox or one-shot receive mailbox:

(1) Make sure to set the corresponding message control register j (MCTLj) to 00h before setting a mailbox as a receive mailbox or one-shot receive mailbox.

(2) When a message is received, it is stored in the first mailbox that matches the conditions according to the reception mode setting and acceptance filter processing results. In addition, the mailbox with the smaller mailbox number is given priority when storing received messages.

(3) In CAN operation mode, the CAN module does not receive the data transmitted by itself, even if the ID/mask of a receive mailbox matches the transmitted data. In self-test mode, however, the CAN module receives the transmit data. In this case, the CAN module returns an ACK.

Keep the following point in mind when setting a mailbox as a transmit mailbox or one-shot transmit mailbox:

(1) Before setting a mailbox as a transmit mailbox or one-shot transmit mailbox, make sure to set the corresponding message control register j (MCTLj) to 00h and confirm that the mailbox is not in the middle of abort processing.

2.1 CAN Configuration

CAN configuration comprises the following three configurations:

(1) Configuration after a Hardware Reset
   This configuration mode is used after a hardware reset.

(2) Configuration after CAN Reset Mode
   This configuration mode is used after transitioning to CAN reset mode.
   The CAN module is reset, so settings must be made again.
   This configuration mode must be used if it is necessary to change the transfer speed.

(3) Configuration after CAN Halt Mode
   This configuration mode is used after transitioning to CAN halt mode.
   The CAN module is not reset, so settings do not need to be made again.
   This configuration mode must be used if it is necessary to stop communication temporarily.
2.1.1 Configuration after a Hardware Reset

Figure 4 shows the CAN configuration procedure after a hardware reset.

Notes:
1. When the CAN operating mode select bits and the CAN sleep mode bit are changed, check the status register to ensure that the mode has been switched. Do not change the CAN operating mode select bits and the CAN sleep mode bit until the mode has been switched.
2. Set the necessary pin function control registers and port mode registers. Then confirm that the port direction registers corresponding to pins CTXi and CRXi are set to output and input respectively, and the port corresponding CTXi is set to high.

Figure 4 CAN Configuration Procedure after a Hardware Reset
2.1.2 Configuration after Transitioning to CAN Reset Mode

Figure 5 shows the CAN configuration procedure after transitioning to CAN reset mode.

Notes:
1. When the CAN operating mode select bits and the CAN sleep mode bit are changed, check the status register to ensure that the mode has been switched. Do not change the CAN operating mode select bits and the CAN sleep mode bit until the mode has been switched.
2. This step is not always necessary because these registers are not reset.

Figure 5 CAN Configuration Procedure after Transitioning to CAN Reset Mode
2.1.3 Configuration after Transitioning to CAN Halt Mode

Figure 6 shows the CAN configuration procedure after transitioning to CAN halt mode.

START

Switch to CAN halt mode *1

CAN halt mode? *1

YES

Reset the CAN bus timing and baud rate *2

Reset the interrupt register *2
- Mailbox interrupt enable register

Reset the mask registers *2
- Mask register k
- Mask disable register

Switch to CAN operation mode *1

CAN operation mode? *1

NO

YES

END

Notes: 1. When the CAN operating mode select bits are changed, check the status register to ensure that the mode has been switched. Do not change the CAN operating mode select bits until the mode has been switched.

2. This step is not always necessary because these registers are not reset after entering CAN halt mode.

Figure 6 CAN Configuration Procedure after Transitioning to CAN Halt Mode
2.2 Message Transmission

The CAN module supports 32 mailboxes for each CAN channel.

The following two transmit modes are supported. All the mailboxes can be used for transmission in transmit modes.

- Normal transmit mode
- One-shot transmit mode

(1) Normal Transmit Mode

When a mailbox is set to normal transmit mode, data frames or remote frames set to that mailbox can be transmitted. It is possible to confirm whether or not a normal transmission completed successfully by checking the transmission complete flag (SENTDATA) of the corresponding mailbox. The transmission complete flag (SENTDATA) is set to 1 when a normal transmission completes successfully. When the mailbox loses arbitration or an error occurs during transmission, the message is retained (the CAN module transmits the message again).

(2) One-Shot Transmit Mode

When a mailbox is set to one-shot transmit mode, data frames or remote frames set to that mailbox can be transmitted. When the one-shot enable bit (ONESHOT) is set to 1, the mailbox attempts to transmit a message one time only (The CAN module does not transmit the message again if a CAN bus error or CAN bus arbitration-lost occurs).

It is possible to confirm whether or not a one-shot transmission completed successfully by checking the transmission complete flag (SENTDATA) or the transmission abort complete flag (TRMABT) of the corresponding mailbox. The transmission complete flag (SENTDATA) is set to 1 when a one-shot transmission completes successfully. The transmission abort complete flag (TRMABT) is set to 1 when the corresponding mailbox loses arbitration or an error occurs during transmission.
2.2.1 Normal Transmission Request

Figure 7 shows the normal transmission request procedure.

This process should be carried out when there is no outstanding transmission or reception request for the corresponding mailbox (message control register j (MCTLj) = 00h and abort processing is not underway).

**Notes:**
1. To make new transmit settings after a transmission completes successfully, it is necessary first to clear the message control register j to 00h. This step is mandatory.
2. Set the ID extension bit (IDE) as appropriate only when the ID format mode select bit in the control register is set to mixed ID mode. Otherwise, set the ID extension bit (IDE) to 0.

**Figure 7 Normal Transmission Request Procedure**
2.2.2 Normal Transmission Complete Processing

Figure 8 shows the necessary procedure following normal transmission complete. The required procedure is the same regardless of whether an interrupt or polling is used. For details on performing the succeeding normal transmission request, see section 2.2.1.

![Diagram of Normal Transmission Complete Procedure]

Note: 1. To make new transmit settings after a transmission completes successfully, it is necessary first to clear the message control register \(j\) to 00h. This step is mandatory.

Figure 8 Normal Transmission Complete Procedure
2.2.3 One-Shot Transmission Request

When the one-shot enable bit (ONESHOT) is set to 1 in transmission mode, the CAN module transmits once only from the corresponding mailbox.

Figure 9 shows the one-shot transmission request procedure.

This process should be carried out when there is no outstanding transmission or reception request for the corresponding mailbox (message control register j (MCTLj) = 00h and abort processing is not underway).

It is possible to confirm whether or not a one-shot transmission completed successfully by checking the transmission complete flag (SENTDATA) or the transmission abort complete flag (TRMABT) of the corresponding mailbox. The transmission complete flag (SENTDATA) is set to 1 when a one-shot transmission completes successfully. The transmission abort complete flag (TRMABT) is set to 1 when the corresponding mailbox loses arbitration or an error occurs during transmission.

Figure 9 One-Shot Transmission Request Procedure

Notes:
1. To make new transmit settings after a transmission completes successfully, it is necessary first to clear the message control register j to 00h. This step is mandatory.
2. Set the ID extension bit (IDE) as appropriate only when the ID format mode select bit in the control register is set to mixed ID mode. Otherwise, set the ID extension bit (IDE) to 0.
2.2.4 One-Shot Transmission Complete Processing

Figure 10 shows the necessary procedure following one-shot transmission complete. This procedure requires that polling be performed. An interrupt cannot be used because no transmission complete interrupt is generated when transmission terminates due to loss of an arbitration or an error. For details on performing the succeeding one-shot transmission request for a mailbox set to one-shot transmit mode, see section 2.2.3.

Note: 1. To make new transmit settings after a transmission completes successfully, it is necessary first to clear the message control register j to 00h. This step is mandatory.

Figure 10 One-Shot Transmission Complete Procedure
### 2.2.5 Transmission-Abort

When two or more nodes start transmission simultaneously, the node(s) whose message(s) have lower CAN ID priority lose the arbitration. (The message is aborted in the case of a one-shot transmission and retained in the case of a normal transmission (retransmission).) Transmission of a message cannot complete successfully unless a node wins the arbitration or is transmitted when the CAN bus is idle. The transmission-abort function enables discarding of messages that are being retransmitted in this type of circumstance. It is possible to confirm whether or not transmission-abort completed successfully by checking the transmission complete flag (SENTDATA) or the transmission abort complete flag (TRMABT) of the corresponding mailbox.

The transmission complete flag (SENTDATA) is set to 1 when a transmission completes successfully.

The transmission abort complete flag (TRMABT) is set to 1 in the following case.

- Following a transmission abort request, when the transmission abort is completed before starting transmission.
- Following a transmission abort request, when the CAN module detects CAN bus arbitration-lost or a CAN bus error.
- In one-shot transmit mode (Receive mailbox set bit (RECREQ) = 0, Transmit mailbox set bit (TRMREQ) = 1, and One-shot enable bit (ONESHOT) = 1), when the CAN module detects CAN bus arbitration-lost or a CAN bus error.

The transmission abort complete flag (TRMABT) is not set to 1 when data transmission is completed. In this case, the transmission complete flag (SENTDATA) is set to 1. Using the transmission-abort function is effective in cases such as when only limited time may be allocated for the transmission of a single message or when it is necessary to transmit an urgent, high-priority message.

Figure 11 shows application examples using the transmission-abort function, and Figure 12 shows the transmission-abort procedure.

---

**Figure 11 Transmission-Abort Function Application Examples**

(1) Allocating limited time for message transmission

By issuing a transmission-abort request after a specified amount of time has elapsed from the start of message transmission, the amount of time available for message transmission is limited to a set duration.

(2) Transmitting a high-priority message

By executing transmission-abort when a message is being transmitted, that message is discarded after arbitration lost or an error is detected, allowing a high-priority message to be transmitted.
Notes: 1. Do not change the one-shot setting during this process. (If the one-shot enable bit is set to 1, do not clear it to 0.)
2. When writing 0 to the reception complete flag, the transmission complete flag, the message lost flag, the transmission abort complete flag, the receive mailbox set bit, and the transmit mailbox set bit by a program, do not use the logic operation instruction (AND). Write 0 to only the specified bit and write 1 to the other bits before using the transfer (MOV) instruction.

Figure 12 Transmission-Abort Procedure
2.3 Message Reception

The CAN module supports 32 mailboxes for each CAN channel. Received messages are always stored in the lowest-numbered mailbox among the mailboxes set to the matching ID. The receiving mailbox can be selected by using an acceptance filter. See section 7 for details on the acceptance filter function.

The following two receive modes are supported: All the mailboxes can be used for reception in receive modes.

- Normal receive mode
- One-shot receive mode

(1) Normal Receive Mode
When a mailbox is set to normal reception mode, data frames or remote frames with the same ID as the mailbox’s ID setting (combined with the results of the applicable acceptance filter) can be received. If two or more mailboxes set to normal reception mode have the same ID, received messages are always stored in the lowest-numbered mailbox among the mailboxes set to the matching ID. This means it is possible that an overwrite or overrun may occur. (The overwrite mode or overrun mode can be selected by the message lost mode select bit (MLM).)

(2) One-Shot Receive Mode
When a mailbox is set to one-shot receive mode, data frames or remote frames with the same ID as the mailbox’s ID setting (combined with the results of the applicable acceptance filter) can be received. When the one-shot enable bit (ONESHOT) is set to 1, the CAN module transmits a message only one time. If two or more mailboxes set to one-shot receive mode have the same ID, received messages are stored starting from the lowest-numbered mailbox and then working upward. In other words, the first received message is stored in the lowest-numbered mailbox. Then, if the first message has not yet been processed, the next received message is stored in the second-lowest-numbered mailbox.
2.3.1 Normal Reception Request

Figure 13 shows the normal reception request procedure.

This process should be carried out when there is no outstanding transmission or reception request for the corresponding mailbox (message control register $j$ (MCTLj) = 00h and abort processing is not underway).

![Normal Reception Request Procedure Diagram](image)

Notes:
1. To make new transmit settings after reception completes successfully, it is necessary first to clear the message control register $j$ to 00h. This step is mandatory.
2. Set the ID extension bit (IDE) as appropriate only when the ID format mode select bit in the control register is set to mixed ID mode. Otherwise, set the ID extension bit (IDE) to 0.

Figure 13 Normal Reception Request Procedure
2.3.2 Reception Complete (Overwrite Mode) with Mailbox Set to Normal Receive Mode

Figure 14 shows the received message processing procedure when a mailbox is set to overwrite mode (message lost mode select bit (MLM) = 0) and normal receive mode.

In this mode, when a mailbox receives a new message before processing of the previously received message by software has completed, the old message in the mailbox is overwritten by the new one. Therefore, it is necessary for the software, after reading the received message from the mailbox, to confirm that the mailbox was not overwritten while the read operation was in progress. If the mailbox was overwritten, the reception complete flag (NEWDATA) is set to 1. When a mailbox is overwritten while the reception complete flag (NEWDATA) is 1, the corresponding message lost flag (MSGLOST) is set to 1.

When using the receive mailbox search function, perform the above process after checking to determine the numbers of mailboxes with unprocessed received messages. For details on the receive mailbox search function, see section 4.1.1.
Note: 1. When writing 0 to the reception complete flag, the transmission complete flag, the message lost flag, the transmission abort complete flag, the receive mailbox set bit, and the transmit mailbox set bit by a program, do not use the logic operation instruction (AND). Write 0 to only the specified bit and write 1 to the other bits before using the transfer (MOV) instruction.

Figure 14  Message Reception Processing with Mailbox Set to Normal Receive Mode (Overwrite Mode)
2.3.3 Reception Complete (Overrun Mode) with Mailbox Set to Normal Receive Mode

Figure 15 shows the received message processing procedure when a mailbox is set to overrun mode (message lost mode select bit (MLM) = 1) and normal receive mode.

In this mode, when a mailbox receives a new message before processing of the previously received message by software has completed, the new message is discarded (not stored in the mailbox). In this case, the message lost flag (MSGLOST) corresponding to the mailbox is set to 1 and an overrun interrupt is generated (if the overrun interrupt is enabled).

When using the receive mailbox search function, perform the above process after checking to determine the numbers of mailboxes with unprocessed received messages. For details on the receive mailbox search function, see section 4.1.1.

Note: 1. When writing 0 to the reception complete flag, the transmission complete flag, the message lost flag, the transmission abort complete flag, the receive mailbox set bit, and the transmit mailbox set bit by a program, do not use the logic operation instruction (AND). Write 0 to only the specified bit and write 1 to the other bits before using the transfer (MOV) instruction.

![Flowchart of Message Reception Processing with Mailbox Set to Normal Receive Mode (Overrun Mode)]
2.3.4 One-Shot Reception Request

Figure 16 shows the one-shot reception request procedure.

This process should be carried out when there is no outstanding transmission or reception request for the corresponding mailbox (message control register j (MCTLj) = 00h and abort processing is not underway).

Notes:
1. To make new receive settings after reception completes successfully, it is necessary first to clear the message control register j to 00h. This step is mandatory.
2. The ID extension bit (IDE) is enabled only when the ID format mode select bit in the control register is set to mixed ID mode. Otherwise, set the ID extension bit (IDE) to 0.
3. When entering one-shot receive mode, set the one-shot enable bit to 1 and the receive mailbox setting bit to 1 at the same time.

Figure 16 One-Shot Reception Request Procedure
2.3.5 Reception Complete with Mailbox Set to One-Shot Receive Mode

Figure 17 shows the received message processing procedure when a mailbox is set to one-shot receive mode.

In one-shot receive mode, regardless of the setting in the message lost mode select bit (MLM), no new messages are received in the mailbox that received a message until the reception complete flag (NEWDATA) is set to 0, and the message is not overwritten.

When using the receive mailbox search function, perform the above process after checking to determine the numbers of mailboxes with unprocessed received messages. For details on the receive mailbox search function, see section 4.1.1.

Note: 1. When writing 0 to the reception complete flag, the transmission complete flag, the message lost flag, the transmission abort complete flag, the receive mailbox set bit, and the transmit mailbox set bit by a program, do not use the logic operation instruction (AND). Write 0 to only the specified bit and write 1 to the other bits before using the transfer (MOV) instruction.

Figure 17 Message Reception Processing with Mailbox Set to One-Shot Receive Mode
2.3.6 Reception-Abort

A reception-abort is executed when the receive mailbox set bit (RECREQ), reception complete flag (NEWDATA), and message lost flag (MSGLOST) in the message control register j (MCTLj) are cleared to 0 simultaneously. Wait for the abort operation to complete before clearing the one-shot enable bit (ONESHOT) to 0.

Figure 18 shows the reception-abort procedure.

Notes:
1. When writing 0 to the receive mailbox set bit, the reception complete flag, and the message lost flag by a program, do not use the logic operation instruction (AND). Write 0 to only the specified bit and write 1 to the other bits before using the transfer (MOV) instruction.
2. When the mailbox is set to one-shot mode, write 0 to the receive mailbox setting bit to 0 and confirm that the written value can be read, then write 0 to the one-shot enable bit to 0.

Figure 18 Reception Abort Procedure
3. Mailbox Modes

During CAN configuration, either of the following two modes can be selected by setting the CAN mailbox mode select bit (MBM) in the control register (CTLR):

- Normal mailbox mode
- FIFO mailbox mode

(1) Normal Mailbox Mode
   All mailboxes are set to normal transmit or receive.

(2) FIFO Mailbox Mode
   Mailboxes [0] to [23] are set to normal transmit or receive mailboxes, mailboxes [24] to [27] are set as a transmit FIFO, and mailboxes [28] to [31] are set as a receive FIFO.

3.1 Normal Mailbox Mode

All mailboxes are set to normal transmit or receive. Figure 19 shows the mailbox configuration in normal mailbox mode.
3.2 FIFO Mailbox Mode

Figure 20 shows the mailbox configuration in FIFO mailbox mode.

![Diagram of FIFO Mailbox Mode]

Figure 20 Mailbox Configuration of FIFO Mailbox Mode
Mailboxes [24] to [27] are set as a transmit FIFO, and mailboxes [28] to [31] are set as a receive FIFO. Transmit data is written into mailbox [24] (mailbox [24] is a window mailbox for the transmit FIFO). Receive data is read from mailbox [28] (mailbox [28] is a window mailbox for the receive FIFO). Updating of the CPU’s pointers is accomplished by writing FFh to the transmit/receive FIFO pointer control registers (TFPCR and RFPCR). Mailboxes [0] to [23] are set as normal transmit or receive mailboxes.

The following options can be selected by setting the corresponding bits in the mailbox interrupt enable register (MIER).

- Transmit FIFO and receive FIFO interrupt disable/enable
- Transmit FIFO and receive FIFO interrupt generation source

The bits are assigned as follows:

- b24: Transmit FIFO interrupt enable bit (0: disable/1: enable)
- b25: Transmit FIFO interrupt generation timing control bit (0: every time transmission is completed /1: when the transmit FIFO becomes empty upon completion of transmission)
- b28: Receive FIFO interrupt enable bit (0: disable/1: enable)
- b29: Receive FIFO interrupt generation timing control bit (0: every time reception is completed /1: when the receive FIFO becomes buffer warning upon completion of reception*)

Note: * No interrupt is generated when the receive FIFO state changes from full to buffer warning.

The message control register j (MCTLj) corresponding to mailboxes [24] to [31] are not used in FIFO mailbox mode. Instead, the transmit FIFO control register (TFCR) and receive FIFO control register (RFCR) are used.

Setting the transmit FIFO enable bit (TFE) in the transmit FIFO control register (TFCR) to 1 causes mailboxes [24] to [27] to function as a transmit FIFO. When the transmit FIFO enable bit (TFE) is cleared to 0, mailboxes [24] to [27] do not function as a transmit FIFO. (The transmit FIFO is halted.)

When the transmit FIFO enable bit (TFE) is cleared to 0 during transmission from a transmit FIFO mailbox, the transmit FIFO is emptied and any unsent messages it contained are lost after the next transmission complete, error, arbitration lost, or transition to CAN halt mode occurs.

The transmit FIFO mailboxes compose a four-stage FIFO. When there are no messages in the transmit FIFO, the transmit FIFO empty status bit (TFEST) in the transmit FIFO control register (TFCR) is set to 1. When all four of the mailboxes composing the transmit FIFO contain messages (in other words, if there are four unsent messages), the transmit FIFO full status bit (TFFST) in the transmit FIFO control register (TFCR) is set to 1.

Setting the receive FIFO enable bit (RFE) in the receive FIFO control register (RFCR) to 1 causes mailboxes [28] to [31] to function as a receive FIFO. When the receive FIFO enable bit (RFE) is cleared to 0, mailboxes [28] to [31] do not function as a receive FIFO. (The receive FIFO is halted.)

The receive FIFO mailboxes compose a four-stage FIFO. When there are no messages in the receive FIFO, the receive FIFO empty status bit (RFEST) in the receive FIFO control register (RFCR) is set to 1. When three of the four mailboxes composing the receive FIFO contain messages, the receive FIFO buffer warning status bit (RFWST) in the receive FIFO control register (RFCR) is set to 1. When all four of the mailboxes composing the receive FIFO contain messages, the receive FIFO full status bit (RFFST) in the receive FIFO control register (RFCR) is set to 1. Furthermore, when a new message is received while the receive FIFO is full, the receive FIFO message lost flag (RFMLF) in the receive FIFO control register (RFCR) is set to 1. In this case, the new message is discarded (not stored in the mailbox) if the message lost mode select bit (MLM) in the control register (CTLR) is set to overrun mode. If the message lost mode select bit (MLM) is set to overwrite mode, the first message received among those stored in the receive FIFO is overwritten by the new message. (The receive pointer are incremented automatically.)

FIFO mailbox mode uses two mask registers (MKR6 and MKR7) and two FIFO received ID compare registers (FIDCR0 and FIDCR1). If the ID of a message matches the combined results of one of the two mask registers and one of the two FIFO received ID compare registers, it is stored in the receive FIFO.
### 3.2.1 FIFO Mailbox Mode Settings

Settings for FIFO mailbox mode are made by carrying out procedures in CAN reset mode and CAN operation mode. Figure 21 shows the procedure in CAN reset mode, and Figure 22 shows the procedure in CAN operation mode.

#### Figure 21 FIFO Mailbox Mode Setting Procedure in CAN Reset Mode

1. Set CAN mailbox mode select bit to FIFO mailbox mode
2. Set the mask registers 6 and 7 for receive FIFO
3. Set FIFO received ID compare registers 0 and 1 for receive FIFO
4. Set mailbox interrupt enable register

Note: 1. Set the ID extension bit (IDE) as appropriate only when the ID format mode select bit in the control register is set to mixed ID mode. Otherwise, set the ID extension bit (IDE) to 0.

#### Figure 22 FIFO Mailbox Mode Setting Procedure in CAN Operation Mode

1. Set transmit FIFO enable bit
2. Set receive FIFO enable bit

Note: 1. When carrying out this process after disabling the transmit FIFO by clearing the transmit FIFO enable bit to 0, confirm that the transmit FIFO empty status bit is set to 1 before resetting the transmit FIFO enable bit to 1.
3.2.2 FIFO Transmission

Figure 23 shows the processing procedure for transmitting a message from the FIFO.

![FIFO Transmission Procedure Diagram]

Figure 23 Transmission Processing Procedure in FIFO Mailbox Mode

The procedure for aborting transmission from a FIFO is similar to that for aborting transmission from a normal mailbox described in section 2.2.5. To abort FIFO transmission, it is necessary to clear the transmit FIFO enable bit (TFE) to 0 instead of the transmit mailbox set bit (TRMREQ). In addition, the transmit FIFO empty status bit (TFEST) is set to 1 instead of the transmission abort complete flag (TRMABT).

Note: 1. Set the ID extension bit (IDE) as appropriate only when the ID format mode select bit in the control register is set to mixed ID mode. Otherwise, set the ID extension bit (IDE) to 0.
3.2.3 FIFO Reception (Overwrite Mode)

Figure 24 shows the processing procedure for receiving a message in the FIFO using overwrite mode.

In overwrite mode it is necessary to consider the possibility of a message being overwritten while it is being read. If a message is overwritten while it is being read, it cannot be used as a normal message.

Notes:
1. This determination is necessary only when the ID format mode select bit in the control register is set to mixed ID mode.
2. This determines whether or not the message was overwritten while the data was being read. If a message lost condition occurs, the message cannot be used as a normal message.

Figure 24 Reception Processing Procedure (Overwrite Mode) in FIFO Mailbox Mode
3.2.4 FIFO Reception (Overrun Mode)

Figure 25 shows the processing procedure for receiving a message in the FIFO using overrun mode. In overrun mode it is not necessary to consider the possibility of a message being overwritten by the CAN while it is being read by the CPU. Even if an overrun occurs, the value not overwritten can be read.

```
Note: 1. This determination is necessary only when the ID format mode select bit in the control register is set to mixed ID mode.
```

Figure 25 Reception Processing Procedure (Overrun Mode) in FIFO Mailbox Mode
4. Mailbox Search Function

Usually it is necessary to search for the mailbox number after each transmission or reception operation completes when two or more transmit or receive mailboxes have been set up. This means that the load on the software grows as the number of mailboxes increases.

The mailbox search function can be used to reduce the load on the software.

The mailbox search mode provides an easy way to search for the mailbox number that triggered a reception complete or transmission complete message.

The following four modes are used for mailbox searches:

- Receive mailbox search mode
- Transmit mailbox search mode
- Message lost search mode
- Channel search mode

These modes can be used in both normal mailbox mode and FIFO mailbox mode.

For polling processing, checking the status register (STR) is recommended before using the mailbox search function. Figure 26 shows an example.
Figure 26  Status Register Checking Example (Polling Operation)
4.1 Using the Mailbox Search Function

Table 4 lists the setting values of the mailbox search mode select bits (MBSM[1:0]).

**Table 4 Setting Values of the Mailbox Search Mode Select Bits**

<table>
<thead>
<tr>
<th>Mailbox Search Mode Register (MSMR)</th>
<th>b1</th>
<th>b0</th>
<th>Search Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>Receive mailbox search mode (Search for reception complete flag)</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>1</td>
<td>Transmit mailbox search mode (Search transmission complete flag)</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>0</td>
<td>Message lost search mode (Search message lost flag )</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>1</td>
<td>Channel search mode</td>
</tr>
</tbody>
</table>
4.1.1 Receive Mailbox Search Mode

This mode searches the lowest mailbox number in the receive-end state.

To use this mode, set the mailbox search mode select bits (MBSM[1:0]) to 00b. The number of the mailbox in the reception complete state can then be read from the mailbox search status register (MSSR). When two or more mailboxes are in the reception complete state (that is, when two or more mailboxes have their reception complete flag (NEWDATA) set to 1), the lowest mailbox number is read.

The reception complete flag (NEWDATA) is cleared to 0 by software as part of the reception complete processing. After this occurs, the mailbox search function can be used again to read the next mailbox number if there are other mailboxes in the reception complete state. When no other mailboxes are in the reception complete state, the search result status bit (SEST) is set to 1.

In FIFO mailbox mode, mailbox number 28 is read for the receive FIFO mailbox when the receive FIFO empty status bit (RFEST) is cleared to 0 (message present in receive FIFO mailbox).

Figure 27 shows the procedure for using receive mailbox search.

For details on reception complete processing, see section 2.3.2, 2.3.3, 2.3.5, 3.2.3, or 3.2.4.

Figure 27 Receive Mailbox Search Procedure
4.1.2 Transmit Mailbox Search Mode

This mode searches the number of the mailbox that successfully completed a transmission.

To use this mode, set the mailbox search mode select bits (MBSM[1:0]) to 01b. The search result can be read from the mailbox search status register (MSSR). When two or more mailboxes have successfully entered the transmission complete state (that is, when two or more mailboxes have their transmission complete flag (SENTDATA) set to 1), the lowest mailbox number is read.

The transmission complete flag (SENTDATA) is cleared to 0 by software as part of the transmission complete processing. After this occurs, the mailbox search function can be used again to read the next mailbox number if there are other mailboxes in the transmission complete state. When no other mailboxes are in the transmission complete state, the search result status bit (SEST) is set to 1.

In FIFO mailbox mode, transmit FIFO mailboxes are not covered by the mailbox search function.

Figure 28 shows the procedure for using transmit mailbox search.

For details on continuing with a normal transmission request in normal mailbox mode, see section 2.2.1.

![Figure 28 Transmit Mailbox Search Procedure](image-url)
4.1.3 Message Lost Search Mode

This mode searches the number of the mailbox that triggered a message lost condition.

To use this mode, set the mailbox search mode select bits (MBSM[1:0]) to 10b. The search result can be read from the mailbox search status register (MSSR). When two or more mailboxes are in the message lost state (that is, when two or more mailboxes have their message lost flag (MSGLOST) or receive FIFO message lost flag (RFMLF) set to 1), the lowest mailbox number is read.

The message lost flag (MSGLOST) is cleared to 0 by software as part of the message lost processing. After this occurs, the mailbox search function can be used again to read the next mailbox number if there are other mailboxes in the message lost state. When no other mailboxes are in the message lost state, the search result status bit (SEST) is set to 1.

In FIFO mailbox mode, mailbox number 28 is read when the receive FIFO message lost flag (RFMLF) is set to 1 (receive FIFO message lost has occurred).

Figure 29 shows the procedure for using message lost search.

---

**Figure 29 Message lost Search Procedure**

![Message lost Search Procedure](image-url)
4.1.4 Channel Search Mode

The purpose and procedure for using the channel search mode differ from those of the other three modes. This mode does not search for a mailbox number. To use this mode, set the mailbox search mode select bits (MBSM[1:0]) to 11b.

Set the channel search value (table value) in the channel search support register (CSSR). The encoded value can then be read from the mailbox search status register (MSSR). When there are two or more channels, the channel numbers are read in order, starting from the lowest.

When the mailbox search status register (MSSR) is read, the search result is updated automatically. The next channel number can then be read if there are other channels. When there are no other channels, the search result status bit (SEST) is set to 1. Figures 30 and 31 show the procedure for using channel search.

![Diagram](image-url)

**Figure 30** Outline of Channel Search Mode (When CAN0 is Used)

Procedure
1. Read received standard ID (e.g.: SID = 200h).
2. Search table value.
3. Write value returned by search (2) to CAN0 channel search support register.
4. Read value from CAN0 mailbox search status register.
5. Transmit received message.

**CAN0 channel search table**
Note: The table is prepared by the user.

<table>
<thead>
<tr>
<th>SID</th>
<th>Ch0</th>
<th>Ch1</th>
<th>Ch2</th>
<th>Ch3</th>
<th>Ch4</th>
<th>Ch5</th>
<th>Ch6</th>
<th>FlexRay</th>
</tr>
</thead>
<tbody>
<tr>
<td>000h</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>001h</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>002h</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>003h</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>200h</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>7FFh</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

**CAN0 channel search support register**
Write

| CAN0 receive mailbox (normal receive or receive FIFO) |

| CAN0 transmit mailbox (normal transmit or transmit FIFO) |

| LIN transmit buffer |

**CAN1 transmit mailbox**
(normal transmit or transmit FIFO) (normal transmit or transmit FIFO)

**CAN3 transmit mailbox**
(normal transmit or transmit FIFO)

**LIN transmit buffer**

**CAN0 mailbox search status register**

- Ch0: CAN1
  - 1st read
- Ch2: CAN3
  - 2nd read
- Ch6: LIN
  - 3rd read
- No search result
  - 4th read
Figure 31  Channel Search Procedure

START

Set mailbox search mode select bits

Write the table search value to channel search support register

Read mailbox search status register

Search result found?

NO

YES

Message transmission processing from relevant channel

END
5. CAN Errors

When an error is detected due to a communication frame irregularity during transmission or reception by a mailbox, the transmit error counter or receive error counter value is incremented, depending on whether the error occurred during transmission or reception. When the transmit error counter or receive error counter value reaches 96 or higher, an error warning is detected and the error-warning detect flag (EWIF) is set to 1. When the transmit error counter or receive error counter value reaches 128 or higher, the CAN status changes from error-active to error-passive, the error-passive state is detected, and the error-passive detect flag (EPIF) is set to 1. When the transmit error counter value reaches 256 or higher, the CAN module enters the bus-off state, the bus-off state is detected, and the bus-off entry detect flag (BOEIF) is set to 1.

To use error interrupts, set to 1 the bits in the error interrupt enable register (EIER) corresponding to the error interrupts to be used. Whether or not a particular interrupt has occurred can then be confirmed by reading the error interrupt factor judge register (EIFR). Only make settings in the error interrupt enable register (EIER) when in CAN reset mode.
5.1 CAN Error Checking

(1) Using Polling of the error state

The error state of the CAN module can be checked by polling the error-passive status flag (EPST) and bus-off status flag (BOST) in the status register (STR).

Figure 32 shows the error state checking procedure using polling.

![Flowchart of Error State Checking Procedure (Using Polling)](image_url)

Figure 32 Error State Checking Procedure (Using Polling)
(2) Using Error Interrupts

The CAN error state is determined by reading the error interrupt factor judge register (EIFR) as part of the error interrupt routine. Figure 33 shows the CAN error state checking procedure using error interrupts. For details on returning from the bus-off state, see section 6.

Note: 1. When writing 0 to each bit by a program, do not use the logic operation instruction (AND). Write 0 to only the specified bit and write 1 to the other bits before using the transfer (MOV) instruction. The bit values remain 0 even when set to 1.

Figure 33  Error State Checking Procedure (Using Error Interrupts)
## 6. Bus-Off Recovery Modes

When CAN communication errors occur repeatedly, the CAN module transitions to the bus-off state, according to the fault restriction rules in the CAN specification.

The CAN module has five modes for returning from the bus-off state. Table 5 lists these modes and their associated bits (in the control register) and settings. Figure 34 shows transition to and from the bus-off state.

### Table 5 Bus-Off-Return Modes

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit(s) Used</th>
<th>Bit Setting</th>
</tr>
</thead>
<tbody>
<tr>
<td>(1) Normal mode</td>
<td>After returning from the bus-off state, the CAN module immediately transitions to the error-active state so CAN communication can begin.</td>
<td>BOM[1:0]</td>
<td>00b</td>
</tr>
<tr>
<td>(2) Forcible return from bus-off</td>
<td>The CAN module immediately transitions to the error-active state, and CAN communication is possible.</td>
<td>BOM[1:0]</td>
<td>00b</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RBOC</td>
<td>1</td>
</tr>
<tr>
<td>(3) Entry to CAN halt mode automatically at bus-off start</td>
<td>The CAN module switches immediately to CAN halt mode when the bus-off state is reached.</td>
<td>BOM[1:0]</td>
<td>01b</td>
</tr>
<tr>
<td>(4) Entry to CAN halt mode automatically at bus-off end</td>
<td>The CAN module switches to CAN halt mode after returning from the bus-off state.</td>
<td>BOM[1:0]</td>
<td>10b</td>
</tr>
<tr>
<td>(5) Entry to CAN halt mode by a program request</td>
<td>When in the bus-off state, the CAN module switches immediately to CAN halt mode when the CAN operating mode select bits are set to 10b (CAN halt mode).</td>
<td>BOM[1:0]</td>
<td>11b</td>
</tr>
<tr>
<td></td>
<td></td>
<td>CANM[1:0]</td>
<td>10b</td>
</tr>
</tbody>
</table>

Notes: 1. The CAN module returns from the bus-off state when 11 successive recessive bits are detected 128 times.
2. In this case the bus-off recovery detect flag in the error interrupt source determination register is set to 1 (bus-off recovery detected).
3. In this case the bus-off recovery detect flag is not set to 1.
4. When the CAN operating mode select bits are not set to 10b (CAN halt mode) while in the bus-off state, operation is identical to (1).
5. Bits in the control register.
6. Only make this setting when in CAN reset mode.
7. Only make this setting when in the bus-off state. After the forcible return from bus-off bit is set to 1 by a program, it is automatically cleared to 0.
8. After changing the CAN operating mode select bits, make sure to check the status register.
Notes:
1. Transition occurs when 11 successive recessive bits are detected 128 times.
2. Transition occurs immediately when the bus-off state is attained.
3. Bits in the control register.

Figure 34 Transition To and From the Bus-Off State
### 7. Using an Acceptance Filter

An acceptance filter determines in hardware whether messages are received or discarded.

#### 7.1 Standard ID and Extended ID

There are two CAN message ID formats: standard ID and extended ID. The former consists of 11 bits and the later consists of 29 bits. Figure 35 shows bit maps of the standard ID and extended ID.

<table>
<thead>
<tr>
<th>Standard ID</th>
<th>Extended ID</th>
</tr>
</thead>
<tbody>
<tr>
<td>b7</td>
<td>b7</td>
</tr>
<tr>
<td>b6</td>
<td>b6</td>
</tr>
<tr>
<td>b5</td>
<td>b5</td>
</tr>
<tr>
<td>b4</td>
<td>b4</td>
</tr>
<tr>
<td>b3</td>
<td>b3</td>
</tr>
<tr>
<td>b2</td>
<td>b2</td>
</tr>
<tr>
<td>b1</td>
<td>b1</td>
</tr>
<tr>
<td>b0</td>
<td>b0</td>
</tr>
<tr>
<td>SID7</td>
<td>EID7</td>
</tr>
<tr>
<td>SID6</td>
<td>EID6</td>
</tr>
<tr>
<td>SID5</td>
<td>EID5</td>
</tr>
<tr>
<td>SID4</td>
<td>EID4</td>
</tr>
<tr>
<td>SID3</td>
<td>EID3</td>
</tr>
<tr>
<td>SID2</td>
<td>EID2</td>
</tr>
<tr>
<td>SID1</td>
<td>EID1</td>
</tr>
<tr>
<td>SID0</td>
<td>EID0</td>
</tr>
<tr>
<td>b10</td>
<td>b15</td>
</tr>
<tr>
<td>b9</td>
<td>b14</td>
</tr>
<tr>
<td>b8</td>
<td>b13</td>
</tr>
<tr>
<td>SID10</td>
<td>EID15</td>
</tr>
<tr>
<td>SID9</td>
<td>EID14</td>
</tr>
<tr>
<td>SID8</td>
<td>EID13</td>
</tr>
<tr>
<td>b23</td>
<td>EID12</td>
</tr>
<tr>
<td>b22</td>
<td>EID11</td>
</tr>
<tr>
<td>b21</td>
<td>EID10</td>
</tr>
<tr>
<td>b20</td>
<td>EID9</td>
</tr>
<tr>
<td>b19</td>
<td>EID8</td>
</tr>
<tr>
<td>b18</td>
<td>b28</td>
</tr>
<tr>
<td>b17</td>
<td>b27</td>
</tr>
<tr>
<td>b16</td>
<td>b26</td>
</tr>
<tr>
<td>b15</td>
<td>b25</td>
</tr>
<tr>
<td>b14</td>
<td>b24</td>
</tr>
<tr>
<td>b13</td>
<td></td>
</tr>
<tr>
<td>b12</td>
<td></td>
</tr>
<tr>
<td>b11</td>
<td></td>
</tr>
<tr>
<td>b10</td>
<td></td>
</tr>
<tr>
<td>b9</td>
<td></td>
</tr>
<tr>
<td>b8</td>
<td></td>
</tr>
</tbody>
</table>

**Figure 35** Bit Maps of Standard ID and Extended ID
7.2 Applying an Acceptance Filter to the Normal Receive Mailbox

An acceptance filter enables filtering by using the mask register k (MKRk). For details on using an acceptance filter in FIFO mailbox mode, see section 7.3.

(1) Acceptance Filter Register Configuration

Figure 36 shows the ID and mask register configuration, and Figure 37 shows a bit map.

![Diagram of ID and Mask Register Configuration](image)

Notes:
1. The values set in the FIFO Received ID Compare Registers 0 and 1 are used in FIFO mailbox mode.
2. Invalid in FIFO mailboxes.

<table>
<thead>
<tr>
<th>Mailbox ID</th>
<th>Received Message ID Value Setting</th>
</tr>
</thead>
</table>
| Mask invalid register | 0: Mask valid  
1: Mask invalid |
| Mask register k | 0: Corresponding ID bit is not compared  
1: Corresponding ID bit is compared* |
| Acceptance judge signal | 0: Discard message  
1: Receive message |

Note: * The compared IDs include the ID extension bit (IDE) and remote frame request bit (RTR). Note that the ID extension bit (IDE) is compared only when the ID format mode select bit in the control register is set to mixed ID mode.

![Diagram of Bit Map](image)

k: Mask register number
(2) Acceptance Filter Usage Examples

(a) Usage Example 1

Table 6 shows the register settings for receiving a standard data frame with ID 123h in mailbox [0].

<table>
<thead>
<tr>
<th>Table 6</th>
<th>Acceptance Filter Usage Example 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>IDE*1, RTR, SID10 to SID6</td>
<td>SID5 to SID0, EID17 to EID16</td>
</tr>
<tr>
<td>Mailbox [0]</td>
<td>0000100</td>
</tr>
<tr>
<td>Mask register</td>
<td>MKR0</td>
</tr>
<tr>
<td>Received message</td>
<td>ID 123h</td>
</tr>
</tbody>
</table>

Note 1. The IDE bit is enabled when the IDFM[1:0] bits in the CTLR register are 10b (mixed ID mode). When the IDFM[1:0] bits are not 10b, the IDE bit should be written with 0.

(b) Usage Example 2

Table 7 shows the register settings for receiving a standard remote frame with ID 123h in mailbox [0].

<table>
<thead>
<tr>
<th>Table 7</th>
<th>Acceptance Filter Usage Example 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>IDE*1, RTR, SID10 to SID6</td>
<td>SID5 to SID0, EID17 to EID16</td>
</tr>
<tr>
<td>Mailbox [0]</td>
<td>0100100</td>
</tr>
<tr>
<td>Mask register</td>
<td>MKR0</td>
</tr>
<tr>
<td>Received message</td>
<td>ID 123h</td>
</tr>
</tbody>
</table>

Note 1. The IDE bit is enabled when the IDFM[1:0] bits in the CTLR register are 10b (mixed ID mode). When the IDFM[1:0] bits are not 10b, the IDE bit should be written with 0.

(c) Usage Example 3

Table 8 shows the register settings for receiving two standard data frames with IDs 122h and 123h in mailbox [0].

<table>
<thead>
<tr>
<th>Table 8</th>
<th>Acceptance Filter Usage Example 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>IDE*1, RTR, SID10 to SID6</td>
<td>SID5 to SID0, EID17 to EID16</td>
</tr>
<tr>
<td>Mailbox [0]</td>
<td>0000100</td>
</tr>
<tr>
<td>Mask register</td>
<td>MKR0</td>
</tr>
<tr>
<td>Received message</td>
<td>ID 122h</td>
</tr>
<tr>
<td>ID 123h</td>
<td>0000100</td>
</tr>
</tbody>
</table>

Note 1. The IDE bit is enabled when the IDFM[1:0] bits in the CTLR register are 10b (mixed ID mode). When the IDFM[1:0] bits are not 10b, the IDE bit should be written with 0.
### Usage Example 4

Table 9 shows the register settings for receiving an extended data frame with ID 12345678h in mailbox [0].

<table>
<thead>
<tr>
<th>IDE$^1$, RTR, SID10 to SID6</th>
<th>SID5 to SID0, EID17 to EID16</th>
<th>EID15 to EID8</th>
<th>EID7 to EID0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mailbox [0]</td>
<td>1010010</td>
<td>00110100</td>
<td>01010110</td>
</tr>
<tr>
<td>Mask register MKR0</td>
<td>--11111</td>
<td>11111111</td>
<td>11111111</td>
</tr>
<tr>
<td>Received message</td>
<td>ID 12345678h</td>
<td>1010010</td>
<td>00110100</td>
</tr>
</tbody>
</table>

**Note** 1. The IDE bit is enabled when the IDFM[1:0] bits in the CTLR register are 10b (mixed ID mode). When the IDFM[1:0] bits are not 10b, the IDE bit should be written with 0.

### Usage Example 5

Table 10 shows the register settings for receiving an extended remote frame with ID 12345678h in mailbox [0].

<table>
<thead>
<tr>
<th>IDE$^1$, RTR, SID10 to SID6</th>
<th>SID5 to SID0, EID17 to EID16</th>
<th>EID15 to EID8</th>
<th>EID7 to EID0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mailbox [0]</td>
<td>1110010</td>
<td>00110100</td>
<td>01010110</td>
</tr>
<tr>
<td>Mask register MKR0</td>
<td>--11111</td>
<td>11111111</td>
<td>11111111</td>
</tr>
<tr>
<td>Received message</td>
<td>ID 12345678h</td>
<td>1110010</td>
<td>00110100</td>
</tr>
</tbody>
</table>

**Note** 1. The IDE bit is enabled when the IDFM[1:0] bits in the CTLR register are 10b (mixed ID mode). When the IDFM[1:0] bits are not 10b, the IDE bit should be written with 0.
7.3 Applying an Acceptance Filter to the Receive FIFO

This acceptance filter mode is used with FIFO mailbox mode. Two filters can be applied to the receive FIFO. This extends the range of IDs that can be received by the receive FIFO. If there are 32 mailboxes for example, the two mask registers MKR6 and MKR7, and the two FIFO receive ID compare registers FIDCR0 and FIDCR1, would be used. In this acceptance filter mode the IDs of received messages are compared with the FIFO receive ID compare registers (FIDCR0 and FIDCR1) instead of the mailbox ID.

Figure 38 shows the ID and mask register configuration.

![Figure 38 FIFO Receive ID Compare Register and Mask Register Configuration](image)

<table>
<thead>
<tr>
<th>FIFO Received ID Compare Register</th>
<th>Received Message ID Value Setting</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mask register k</td>
<td>0: Corresponding ID bit is not compared</td>
</tr>
<tr>
<td></td>
<td>1: Corresponding ID bit is compared*</td>
</tr>
<tr>
<td>Acceptance judge signal</td>
<td>0: Discard message</td>
</tr>
<tr>
<td></td>
<td>1: Receive message</td>
</tr>
</tbody>
</table>

Note: * The compared IDs include the ID extension bit (IDE) and remote frame request bit (RTR). Note that the ID extension bit (IDE) is compared only when the ID format mode select bit in the control register is set to mixed ID mode.
7.4 Acceptance Filter Support Unit

The acceptance filter support unit determines whether a receive ID is valid or invalid by means of a table lookup (8 bit * 256). First, the IDs to be received are registered in a data table. Next, the ID of each received message is stored in the acceptance filter support register (AFSR), the decoded receive ID is read from the acceptance filter support register (AFSR), and a table lookup is performed. The acceptance filter support unit can only be used with standard frame IDs.

Using the acceptance filter support unit is effective in the following situations:

- When it is not possible to mask the IDs to be received by using an acceptance filter (e.g.: receive IDs 078h, 087h, and 111h)
- When the number of IDs to be received is extremely large and software filtering would take an excessive amount of time

7.4.1 Using the Acceptance Filter Support Unit

This example shows how to use the acceptance filter support unit to allow reception of IDs 000h, 00Dh, 6F3h, 6F4h, and 6FFh.

1. Data Table Settings
   Create a data table in ROM or RAM for registering the IDs to be received. The data table may be mapped to any range of addresses. In the data table, each vertical column contains the value of the upper 8 bits (SID10 to SID3) of a valid receive ID, and each horizontal row the value of the lower 3 bits (SID2 to SID0) decoded into 8 bits. Corresponding bits are set to 1 and the other bits are cleared to 0.

2. Writing to the Acceptance Filter Support Register (AFSR)
   When CANi receives a message, the received ID is written to the acceptance filter support register (AFSR).

3. Reading from the Acceptance Filter Support Register (AFSR)
   The value of the upper 8 bits (SID10 to SID3) of the receive ID, and the value of the lower 3 bits (SID2 to SID0) decoded into 8 bits, are read from the acceptance filter support register (AFSR).

4. Determining Validity of Received IDs
   Using the values read from the acceptance filter support register (AFSR) in step (3), a lookup is performed of the data table created in step (1) to determine whether the message is valid or invalid.

Figure 39 shows the data table configuration, and Figure 40 illustrates the states when writing to and reading from the acceptance filter support register (AFSR).
Example: ID 6F4h

<table>
<thead>
<tr>
<th>Upper 8 bits</th>
<th>Lower 3 bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 0 1 1 1 1 0</td>
<td>1 0 0 (“6F4h”)</td>
</tr>
</tbody>
</table>

3 to 8 conversion

Data table vertical column

Horizontal row

XXDEh (vertical column) bit 4 (horizontal row) set to 1

<table>
<thead>
<tr>
<th>b2</th>
<th>b1</th>
<th>b0</th>
<th>b7</th>
<th>b6</th>
<th>b5</th>
<th>b4</th>
<th>b3</th>
<th>b2</th>
<th>b1</th>
<th>b0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0  0  0  0  0  0  0  1</td>
<td>0  0  0  0  0  0  0  1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0  0  1  0  0  0  0  1</td>
<td>0  0  0  0  0  0  1  0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0  1  0  0  0  0  0  1</td>
<td>0  0  0  0  1  0  0  0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0  1  1  0  0  0  0  1</td>
<td>0  0  1  0  0  0  0  0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1  0  0  0  0  0  0  1</td>
<td>0  1  0  0  0  0  0  0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1  0  1  0  0  0  0  1</td>
<td>1  0  0  0  0  0  0  0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1  1  0  0  0  0  0  1</td>
<td>1  1  0  0  0  0  0  0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1  1  1  0  0  0  0  1</td>
<td>1  1  1  0  0  0  0  0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Values 000h, 00Dh, 6F3h, and 6FFh are converted in like manner, and registered in the data table.

1: Valid 0: Invalid

Figure 39 Data Table Configuration
When writing to the AFSR register, the AFSR register is divided into 8 parts, each corresponding to a specific bit position from b0 to b7. When reading from the AFSR register, the bits are encoded into a 3 to 8 decoder, with the output affecting the SID registers. The figure illustrates the process of writing to and reading from the Acceptance Filter Support Register (AFSR).

Figure 40  States when Writing To and Reading From the Acceptance Filter Support Register
Figure 41 shows the usage procedure for the acceptance filter support unit.

![Diagram](image)

Notes:
1. This process is not necessary in overrun mode or one-shot receive mode.
2. When writing 0 to the reception complete flag, the transmission complete flag, the message lost flag, the transmission abort complete flag, the receive mailbox request bit, and the transmit mailbox request bit by a program, do not use the logic operation instruction (AND). Write 0 only to the specified bit and write 1 to the other bits before using the transfer (MOV) instruction.

Figure 41   Using the Acceptance Filter Support Unit
8. CAN Sleep Operation

8.1 CAN Sleep Operation

In CAN sleep mode, clocks are not supplied to the CAN module, and therefore the CAN module does not operate. Putting the CAN module into CAN sleep mode is recommended when the CAN module is not in use or when it is necessary to reduce the current consumption.

Always switch the CAN module to CAN reset mode or CAN halt mode before transitioning to CAN sleep mode.

Switch to CAN module-stop state after the CAN module entered CAN sleep mode.

Figure 42 shows the procedure for switching the CAN module to CAN reset mode and then to CAN sleep mode, and Figure 43 shows the procedure for switching the CAN module to CAN halt mode and then to CAN sleep mode.

---

Notes:

1. If a transition to CAN reset mode is triggered while the CAN module is transmitting, the reset does not occur until the transmit operation completes. Therefore, always check the CAN reset status flag.

2. When changing the CAN operating mode select bit and CAN sleep mode bit, confirm that the mode is switched in the status register.

---

Figure 42 Procedure for Switching CAN Module to CAN Reset Mode and then CAN Sleep Mode
Notes: 1. If a transition to CAN halt mode is triggered while the CAN module is transmitting or receiving, the switch to CAN halt mode does not occur until the transmit or receive operation completes. Therefore, always check the CAN halt status flag.
   2. When changing the CAN operating mode select bit and CAN sleep mode bit, confirm that the mode is switched in the status register.

Figure 43  Procedure for Switching CAN Module to CAN Halt Mode and then CAN Sleep Mode
8.2 Canceling CAN Sleep Mode

When CAN sleep mode is canceled, the CAN module reenters the mode (CAN reset mode or CAN halt mode) it was in before the transition to CAN sleep mode.

Figure 44 shows the procedure of canceling CAN sleep mode when the CAN module was switched to CAN sleep mode from CAN reset mode, and Figure 45 shows the procedure of canceling CAN sleep mode when the CAN module was switched to CAN sleep mode from CAN halt mode.

Figure 44  Canceling CAN Sleep Mode When in CAN Reset Mode

Note: 1. When changing the CAN sleep mode bit, confirm that the mode is switched in the status register.
Note:  1. When changing the CAN sleep mode bit, confirm that the mode is switched in the status register.

Figure 45  Canceling CAN Sleep Mode When in CAN Halt Mode
9. Test Modes

The following three test modes are provided for evaluation by the user:

- Listen-only mode
- Self-test mode 0 (external loop-back)
- Self-test mode 1 (internal loop-back)

Only select test modes when the CAN module is in CAN halt mode.

9.1 Test Mode Selection

Figure 46 shows the procedure for selecting a test mode.

![Flowchart](image-url)

Notes: 1. If a transition to CAN halt mode is triggered while the CAN module is transmitting or receiving, the switch to CAN halt mode does not occur until the transmit or receive operation completes. Therefore, always check the CAN halt status flag.
2. When changing the CAN operating mode select bit, confirm that the mode is switched in the status register.

Figure 46 Test Mode Selection Procedure
9.2 Listen-Only Mode

The CAN specification (ISO11898-1) recommends the implementation of an optional bus monitor mode. In listen-only mode, the CAN node can receive valid data frames and valid remote frames, but only recessive bits are sent via the CAN bus and transmit-start is not enabled. When the CAN engine receives a request to transmit a dominant bit (ACK bit, overload flag, or active error flag), the bit is rerouted internally so that the CAN engine can treat it as dominant even though the CAN bus remains in the recessive state.

Listen-only mode can be used for baud rate detection.

Do not initiate transmit requests from any mailbox when in listen-only mode.

To select listen-only mode, set the CAN test mode select bits (TSTM[1:0]) to 01b.

Figure 47 illustrates the operation of listen-only mode.

![Listen-Only Mode Operation Illustration](image)

Figure 47 Listen-Only Mode Operation Illustration
9.3  Self-Test Mode 0 (External Loop-Back)

Self-test mode 0 is for CAN transceiver testing.

In self-test mode 0, the CAN engine handles messages it has transmitted itself as messages received via a CAN transceiver. Each transmitted message is stored in the receive buffer. Since this function is performed independently of the external device, the CAN engine generates its own ACK bits.

To use self-test mode 0, connect the CTXi and CRXi pins to a CAN transceiver.

To select self-test mode 0, set the CAN test mode select bits (TSTM[1:0]) to 10b.

Figure 48 illustrates the operation of self-test mode 0.

Figure 48  Self-Test Mode 0 Operation Illustration
9.4 Self-Test Mode 1 (Internal Loop-Back)

Self-test mode 1 is for self-testing.

In self-test mode 1, the CAN engine handles messages it has transmitted itself as received messages. Each transmitted message is stored in the receive buffer. Since this function is performed independently of any external device, the CAN engine generates its own ACK bits.

In self-test mode 1, the CAN engine performs internal feedback from the internal CTXi pin to the internal CRXi pin. The CAN engine ignores the actual value of input to the external CRXi pin. The external CTXi pin outputs only recessive bits. It is not necessary to connect the CTXi or CRXi pin to the CAN bus or to any device to use self-test mode 1.

To select self-test mode 1, set the CAN test mode select bits (TSTM[1:0]) to 11b.

Figure 49 illustrates the operation of self-test mode 1.

![Figure 49 Self-Test Mode 1 Operation Illustration](image-url)
10. Notes on the Processing Flow

10.1 Infinite Loops

Since the notations in this document are abbreviated, they may contain instances where an infinite loop can occur in the processing flow. When creating the actual program code, make sure to insert loop time limits to prevent overruns from occurring.

Figure 50 shows a processing example using a loop time limit.

---

Switch to CAN reset mode *1

CAN reset mode? ^1, 2

YES

Switch to CAN operation mode *2

CAN operation mode?

YES

END

NO

Timeout occurred?

YES

Timeout

NO

Timeout occurred?

YES

Timeout

NO

Timeout

Notes: 1. The time limit when the CAN module enters reset mode during transmission and when the CAN module enters CAN halt mode during transmission or reception is the time required to transmit and receive the maximum length of one frame (approximately 160 bits), that is the maximum length of the extended data frame (approximately 130 bits) + maximum number of stuff bits (approximately 30 bits).

Example:
When the time required to transmit/receive one frame (160 bits) is 500 kbps, the time limit becomes 320 μs. Then the program exits the loop after 320 μs elapses.

Figure 50  Processing Example with Loop Time Limit
## REVISION HISTORY

<table>
<thead>
<tr>
<th>Rev.</th>
<th>Date</th>
<th>Description</th>
<th>Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.00</td>
<td>Sep. 2, 2013</td>
<td>—</td>
<td>First edition issued</td>
</tr>
</tbody>
</table>

All trademarks and registered trademarks are the property of their respective owners.
# General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

<table>
<thead>
<tr>
<th>1. Handling of Unused Pins</th>
</tr>
</thead>
<tbody>
<tr>
<td>Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.</td>
</tr>
<tr>
<td>The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>2. Processing at Power-on</th>
</tr>
</thead>
<tbody>
<tr>
<td>The state of the product is undefined at the moment when power is supplied.</td>
</tr>
<tr>
<td>The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>3. Prohibition of Access to Reserved Addresses</th>
</tr>
</thead>
<tbody>
<tr>
<td>Access to reserved addresses is prohibited.</td>
</tr>
<tr>
<td>The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>4. Clock Signals</th>
</tr>
</thead>
<tbody>
<tr>
<td>After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.</td>
</tr>
<tr>
<td>When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>5. Differences between Products</th>
</tr>
</thead>
<tbody>
<tr>
<td>Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.</td>
</tr>
<tr>
<td>The characteristics of an MPU or MCU in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.</td>
</tr>
</tbody>
</table>
Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.

2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.

3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.

5. Renesas Electronics products are classified according to the following two quality grades: “Standard” and “High Quality”. The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

- “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.
- “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or body injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.

7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunction under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by the repair in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.

8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.

10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.

11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.

12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to “http://www.renesas.com” for the latest and detailed information.

Renesas Electronics America Inc.
2800 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.
Tel: +1-408-589-6000, Fax: +1-408-589-6130

Renesas Electronics Canada Limited
1010 Nicholson Road, Nepean, Ontario L3Y 9C3, Canada
Tel: +1-613-895-5441, Fax: +1-613-895-3220

Renesas Electronics Europe GmbH
Arcadistrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-65030, Fax: +49-211-6503-1277

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhongDunLi Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, A29A Galleria, No.1233 LuJiaZui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-5877-0221, Fax: +86-21-5877-0222

Renesas Electronics Hong Kong Limited
Unit 1801, 18/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2865-9518, Fax: +852-2866-9029

Renesas Electronics (Taiwan) Co., Ltd.
13F., No. 363, Fu Shing North Road, Taipei, Taiwan
Tel: +886-2-8688-7000, Fax: +886-2-8688-7001

Renesas Electronics Singapore Pte. Ltd.
80 Bedok North Road, Unit 12-02 Multiservice Innovation Centre Singapore 439949
Tel: +65-6213-6200, Fax: +65-6213-9300

Renesas Electronics Malaysia Sdn Bhd.
Unit 29, Block D, Menara Aman, Aman Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-8990, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd.
1F., Samik Lavedi or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5141

© 2013 Renesas Electronics Corporation. All rights reserved.
Colophon 2.2