RX Family

Margin of Error for the Bit Rate in Asynchronous Communications

Abstract

This document describes the procedure to calculate the allowable margin of error for the bit rate in asynchronous communications for the RX Family.

Products

RX Family

This document uses the RX210 Group to explain the margin of error for the bit rate. When using this application note with other Renesas MCUs, careful evaluation is recommended after making modifications to comply with the alternate MCU.
Contents

1. Peripheral Functions ....................................................................................................................... 3
   1.1 Data Format ............................................................................................................................... 3
   1.2 Receive Data Sampling Timing ................................................................................................. 4
   1.3 Relation Between the Receive Data Sampling Timing and Receive Data ............................. 6
   1.4 Calculating the Margin of Error for the Bit Rate ...................................................................... 7
   1.5 Example of Calculating the Transmit Bit Rate for Communication ....................................... 9

2. Appendix ......................................................................................................................................... 10

3. Reference Documents .................................................................................................................... 11
1. Peripheral Functions

1.1 Data Format

This section describes the data format in asynchronous communications mode. Table 1.1 lists the Transmit/Receive Data and Their Functions.

Table 1.1  Transmit/Receive Data and Their Functions

<table>
<thead>
<tr>
<th>Name</th>
<th>Function</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>ST (start bit)</td>
<td>1-bit low signal added before the character bits. Indicates the start of data transmission.</td>
<td>1-bit fixed</td>
</tr>
<tr>
<td>DATA (character bits)</td>
<td>Data signal in character units (7 bits or 8 bits)</td>
<td>Selectable from 7 bits or 8 bits</td>
</tr>
<tr>
<td>P (parity bit)</td>
<td>Signal added after the character bit to detect errors of communication data. The signal level changes so that the total number of 1s in this bit and the character bit can become odd or even depending on whether odd parity or even parity is selected.</td>
<td>Selectable from odd, even, or none</td>
</tr>
<tr>
<td>SP (stop bit)</td>
<td>1-bit or 2-bit high signal added after the character bits (or parity bit when parity is enabled) indicates the end of data transmission.</td>
<td>Selectable from 1 bit or 2 bits</td>
</tr>
</tbody>
</table>

Note 1. In reception, only the first stop bit is checked regardless of the settings for the stop bit length. When the second stop bit is low, it is regarded as the start bit of the next transmit frame.
1.2 Receive Data Sampling Timing

In asynchronous mode, the SCI operates on an internal base clock (fBASE) with a frequency of 16 times the bit rate.

In reception, the low level of the RXDn pin for the start condition is detected by the falling edge of fBASE, and internal synchronization is started.

After synchronization, the start bit is sampled at the rising edge of the eighth cycle of fBASE. The time from input of the falling edge of the start bit to sampling of the start bit varies depending on the timing to input receive data. After receiving the start bit, data is sampled every 16 cycles of fBASE.

Note 1. This is an example when the SEMR.ABCS bit is 0. When the ABCS bit is 1, a frequency of eight times the bit rate is used as fBASE, and receive data is sampled at the rising edge of the fourth cycle of fBASE.

Figure 1.1 shows the Receive Data Sampling Timing in Asynchronous Mode When the SEMR.ABCS Bit is 0 for the following cases:

Case 1: Falling edge of the receive data is input near the rising edge of fBASE.
Case 2: Falling edge of the receive data is input immediately before the falling edge of fBASE.
Case 3: Falling edge of the receive data is input immediately after the falling edge of fBASE.

Figure 1.1 Receive Data Sampling Timing in Asynchronous Mode When the SEMR.ABCS Bit is 0
The time from input of the falling edge of the start bit to receiving the stop bit (tSTSP) in each case is as follows:

**Case 1**

\[
t_{STSP} = \frac{8}{f_{BASE}} + \frac{16}{f_{BASE}} \times (b - 1)
\]

\[
= \frac{8}{f_{BASE}} + \frac{1}{B_r} \times (b - 1)
\]

**Case 2**

\[
t_{STSP} = \frac{7.5}{f_{BASE}} + \frac{16}{f_{BASE}} \times (b - 1)
\]

\[
= \frac{7.5}{f_{BASE}} + \frac{1}{B_r} \times (b - 1)
\]

**Case 3**

\[
t_{STSP} = \frac{8.5}{f_{BASE}} + \frac{16}{f_{BASE}} \times (b - 1)
\]

\[
= \frac{8.5}{f_{BASE}} + \frac{1}{B_r} \times (b - 1)
\]

Br: Bit rate for reception
b: Total number of bits in one frame data (-1 when 2 bits are selected for SP)

As described above, tSTSP in case 2 is the shortest, and tSTSP in case 3 is the longest.

Note 1. When the SEMR.ABCS bit is 1, tSTSP is calculated by the following formulas:

**Case 1**

\[
t_{STSP} = \frac{4}{f_{BASE}} + \frac{1}{B_r} \times (b - 1)
\]

**Case 2**

\[
t_{STSP} = \frac{3.5}{f_{BASE}} + \frac{1}{B_r} \times (b - 1)
\]

**Case 3**

\[
t_{STSP} = \frac{4.5}{f_{BASE}} + \frac{1}{B_r} \times (b - 1)
\]
1.3 Relation Between the Receive Data Sampling Timing and Receive Data

In reception, the receive data that is input to the RXDn pin is received at the rising edge of the receive sampling clock in the RX. To receive data correctly, it is necessary to input the stop bit at the rising edge of the last sampling clock in a frame.

Figure 1.2 lists the Relation Between the Receive Sampling Clock and Receive Data.

![Diagram showing the relation between receive data sampling and transmission clocks](image)

**Figure 1.2 Relation Between the Receive Sampling Clock and Receive Data**

Even if the clock on the transmit side is slower than the receive sampling clock in the RX, data can be received correctly when the stop bit on the transmit side is output (the falling edge of the last clock on the transmit side occurs) before the sampling of the stop bit in the RX.

If the clock on the transmit side is faster than the receive sampling clock in the RX, data can be received correctly when the start bit of the next data is output (0.5 clocks elapse after the rising edge of the last clock on the transmit side) after the sampling of the stop bit in the RX.
1.4 Calculating the Margin of Error for the Bit Rate

To transmit and receive data correctly, the bit rates for reception and transmission need to satisfy the formula below. Since the calculated value is the theoretical value, set an adequate margin. In addition, careful evaluation in the user application is recommended.

When the clock on the transmit side is slower than the receive sampling clock in the RX

Figure 1.3 lists the Relation Between the Clock on the Transmit Side and Receive Sampling Clock.

![Figure 1.3 Relation Between the Clock on the Transmit Side and Receive Sampling Clock](image)

When \( t_{TDSP} \) represents the time from the start of outputting the start bit to the falling edge of the last clock for transmission, the falling edge of the last clock on the transmit side needs to occur before \( t_{STSP} \) elapses (\( t_{STSP} > t_{TDSP} \)).

Since \( t_{TDSP} \) is the time from the timing of outputting the start bit to the timing of outputting the start bit, it is calculated by the following formula:

\[
t_{TDSP} = \frac{1}{B_t} \times (b - 1)
\]

When the SEMR.ABCS bit is 0, the minimum value for \( t_{STSP} \) is calculated by the following formula:

\[
t_{STSP} = \frac{7.5}{f_{BASE}} + \frac{1}{B_r} \times (b - 1)
\]

Accordingly, data can be transmitted and received correctly when the following formula is satisfied:

\[
\frac{7.5}{f_{BASE}} + \frac{1}{B_r} \times (b - 1) > \frac{1}{B_t} \times (b - 1)
\]

\( B_t \): Bit rate for transmission [bps]
\( B_r \): Bit rate for reception [bps]
\( b \): Total number of bits in one frame of data (-1 when 2 bits are selected for SP)
When the clock on the transmit side is faster than the receive sampling clock in the RX

Figure 1.4 lists the Relation Between the Clock on the Transmit Side and Receive Sampling Clock.

![Figure 1.4 Relation Between the Clock on the Transmit Side and Receive Sampling Clock](image)

When the clock for transmission is faster than the receive sampling clock in the RX (8 character bits, no parity, 1 stop bit)

Synchronization

Receive sampling clock

Clock on the transmit side

Transmit data

When tTEND represents the time from the start of outputting the start bit to the completion of outputting the last data for transmission, the sampling timing of the stop bit needs to occur before the completion of the outputting last data (tSTSP > tTEND).

Since tTEND is the time from the start of outputting the start bit to the completion of outputting the start bit (outputting the start bit of the next data), it is calculated by the following formula:

$$t_{TEND} = \frac{1}{B_t} \times b$$

When the SEMR.ABCS bit is 0, the minimum value for tSTSP is calculated by the following formula:

$$t_{STSP} = \frac{8.5}{f_{BASE}} + \frac{1}{Br} \times (b - 1)$$

Accordingly, data can be transmitted and received correctly when the following formula is satisfied:

$$\frac{8.5}{f_{BASE}} + \frac{1}{Br} \times (b - 1) < \frac{1}{B_t} \times b$$

Bt: Bit rate for transmission [bps]
Br: Bit rate for reception [bps]
b: Total number of bits in one frame of data (-1 when 2 bits are selected for SP)

Note: Even when the above formula is satisfied, data may not be received correctly due to delay in sampling of the start bit for the next data when data is continuously transmitted from the transmit side. To avoid this problem, select 2 as the stop bit length for transmission.
### Example of Calculating the Transmit Bit Rate for Communication

This section describes an example of calculating the bit rate on the transmit side for communication when one frame of data is composed of the start bit, 8 character bits, and the stop bit, and the bit rate of the clock on the receive side is 9600 bps.

**Conditions of the RX**
- PCLK: 25,000,000 Hz
- SEMR.ABCS bit: 0 (16 base clock cycles for 1-bit period)
- BRR register: 80
- Bit rate: Approximately 9645.1 bps

**Allowable margin on the transmit side**
- Calculation for the lower limit of the transmit side

\[
\frac{7.5}{f_{\text{BASE}}} + \frac{1}{B_t} \times (b - 1) > \frac{1}{B_t} \times (b - 1)
\]

\[
f_{\text{BASE}} = \text{bit rate} \times 16
\]

Accordingly,

\[
\frac{7.5}{B_t} + \frac{1 \times 16}{B_t} \times (b - 1) > \frac{1}{B_t} \times (b - 1)
\]

\[
\frac{7.5 + 16 (b - 1)}{B_t} > \frac{1}{B_t} \times (b - 1)
\]

\[
B_t > \frac{(b - 1) \times 9645.1 \times 16}{7.5 + 16 (b - 1)}
\]

\[
b = \text{Start bit (1)} + \text{character length (8)} + \text{stop bit length (1)} = 10
\]

Accordingly,

\[
B_t > \frac{(10 - 1) \times 9645.1 \times 16}{7.5 + 16 (10 - 1)}
\]

\[
B_t > 9167.6 \text{ bps}
\]

- Calculation for the upper limit on the transmit side (similar to the calculation for the lower limit)

\[
\frac{8.5}{f_{\text{BASE}}} + \frac{1}{B_t} \times (b - 1) < \frac{1}{B_t} \times b
\]

\[
\frac{8.5 + 16 (b - 1)}{B_t} < \frac{1}{B_t} \times b
\]

\[
B_t < \frac{b \times 8.5 \times 16}{8.5 + 16 (b - 1)}
\]

\[
B_t < 10119.4 \text{ bps}
\]

According to the above formulas, data can be received correctly when the bit rate (Br) on the transmit side is between 9178 bps and 10119 bps (9178 bps < Br < 10119 bps).

Note that this value is the theoretical value, so set the adequate margin.
2. Appendix

Table 2.1 lists an example for RX Settings and the Corresponding Allowable Margin on the Transmit Side.

<table>
<thead>
<tr>
<th>RX Settings</th>
<th>Communication Format</th>
<th>Allowable Margin on the Transmit Side</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCLK [MHz]</td>
<td>n</td>
<td>N</td>
</tr>
<tr>
<td>8</td>
<td>0</td>
<td>25</td>
</tr>
<tr>
<td>8</td>
<td>0</td>
<td>25</td>
</tr>
<tr>
<td>8</td>
<td>0</td>
<td>12</td>
</tr>
<tr>
<td>8</td>
<td>0</td>
<td>12</td>
</tr>
<tr>
<td>8</td>
<td>0</td>
<td>12</td>
</tr>
<tr>
<td>12</td>
<td>0</td>
<td>38</td>
</tr>
<tr>
<td>12</td>
<td>0</td>
<td>38</td>
</tr>
<tr>
<td>12</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>12</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>12</td>
<td>0</td>
<td>9</td>
</tr>
<tr>
<td>12</td>
<td>0</td>
<td>9</td>
</tr>
<tr>
<td>20</td>
<td>0</td>
<td>64</td>
</tr>
<tr>
<td>20</td>
<td>0</td>
<td>64</td>
</tr>
<tr>
<td>20</td>
<td>0</td>
<td>32</td>
</tr>
<tr>
<td>20</td>
<td>0</td>
<td>32</td>
</tr>
<tr>
<td>20</td>
<td>0</td>
<td>15</td>
</tr>
<tr>
<td>20</td>
<td>0</td>
<td>15</td>
</tr>
<tr>
<td>25</td>
<td>0</td>
<td>80</td>
</tr>
<tr>
<td>25</td>
<td>0</td>
<td>80</td>
</tr>
<tr>
<td>25</td>
<td>0</td>
<td>40</td>
</tr>
<tr>
<td>25</td>
<td>0</td>
<td>40</td>
</tr>
<tr>
<td>25</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>25</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>30</td>
<td>0</td>
<td>97</td>
</tr>
<tr>
<td>30</td>
<td>0</td>
<td>97</td>
</tr>
<tr>
<td>30</td>
<td>0</td>
<td>48</td>
</tr>
<tr>
<td>30</td>
<td>0</td>
<td>48</td>
</tr>
<tr>
<td>30</td>
<td>0</td>
<td>23</td>
</tr>
<tr>
<td>30</td>
<td>0</td>
<td>23</td>
</tr>
</tbody>
</table>

Note 1. N represents the BRR register value (0 ≤ N ≤ 255)

n varies depending on the SMR.CKS[1:0] bit value as follows:
When the SMR.CKS[1:0] bits are 00b, n is 0
When the SMR.CKS[1:0] bits are 01b, n is 1
When the SMR.CKS[1:0] bits are 10b, n is 2
When the SMR.CKS[1:0] bits are 11b, n is 3

Note 2. Regardless of the settings, the stop bit is fixed to 1 bit during a receive operation. The start bit is also fixed to 1 bit.
3. Reference Documents

User’s Manual: Hardware
RX210 Group User’s Manual: Hardware Rev.1.50 (R01UH0037EJ)
When using a product other than the RX210 Group, refer to the corresponding User’s Manual: Hardware.
The latest version can be downloaded from the Renesas Electronics website.

Technical Update/Technical News
The latest information can be downloaded from the Renesas Electronics website.

Website and Support

Renesas Electronics website
http://www.renesas.com

Inquiries
http://www.renesas.com/contact/
<table>
<thead>
<tr>
<th>Rev.</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.00</td>
<td>Sep. 12, 2014</td>
<td>First edition issued</td>
</tr>
</tbody>
</table>

All trademarks and registered trademarks are the property of their respective owners.
**General Precautions in the Handling of MPU/MCU Products**

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
</table>
| 1. Handling of Unused Pins | Handle unused pins in accordance with the directions given under Handling of Unused Pins in the manual.  
— The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.  

2. Processing at Power-on | The state of the product is undefined at the moment when power is supplied.  
— The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.  
In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.  
In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.  

3. Prohibition of Access to Reserved Addresses | Access to reserved addresses is prohibited.  
— The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.  

4. Clock Signals | After applying a reset, only release the reset line after the operating clock signal has become stable.  
When switching the clock signal during program execution, wait until the target clock signal has stabilized.  
— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal.  
Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.  

5. Differences between Products | Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.  
— The characteristics of an MPU or MCU in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.  

