RX Family

Hardware Design Guide

Introduction
This application note presents notes on board design and layout examples when using RX Family MCUs.

Target Device
RX Family

Contents
1. Board Configuration ........................................................................................................................................ 2
  1.1 Block Diagram ............................................................................................................................................. 2
  1.2 Component Layout ....................................................................................................................................... 3
  1.3 Layer Structure ............................................................................................................................................ 5
2. Board Design .................................................................................................................................................... 7
  2.1 Power Supply Pins ........................................................................................................................................ 7
  2.2 VCL Pin ....................................................................................................................................................... 9
  2.2.1 Two-Layer Board .................................................................................................................................. 11
  2.2.2 Board With Four or More Layers ......................................................................................................... 13
  2.3 Reset Pin ..................................................................................................................................................... 14
  2.4 Clock I/O Pins ............................................................................................................................................. 16
  2.5 Analog Input Pins ....................................................................................................................................... 21
  2.6 Signal Pins with Large Current Flows ....................................................................................................... 23
  2.7 Signal Pins with Rapid Level Changes ..................................................................................................... 23
3. Board Wiring Pattern Examples .......................................................................................................................... 24
  3.1 Example Two-Layer Board Wiring Pattern ............................................................................................... 24
  3.2 Example Four-Layer Board Wiring Pattern ............................................................................................... 27
4. Reference Documents ........................................................................................................................................ 31
Revision History ..................................................................................................................................................... 32
1. Board Configuration

1.1 Block Diagram

Figure 1.1 shows a block diagram of the board configuration used in the design example.

![Block Diagram](image-url)
1.2 Component Layout

Figure 1.2 and Figure 1.3 show component layout examples. Note that the board thickness is typically 1.6 mm.

The feedback resistor (R2) and damping resistors (R3 and R5) are usually unnecessary. (In Figure 1.2 no feedback resistors are mounted.) If the oscillator manufacturer stipulates that external feedback resistors or damping resistors should be added, mount them according to the manufacturer’s specification.

In some cases 0 Ω damping resistors (R3 and R5) or wiring pattern connection can be used.

![Component Layout (Front Side)](image-url)
Figure 1.3 Component Layout (Back Side)
1.3 **Layer Structure**

Figure 1.4 shows layer structure examples.

<table>
<thead>
<tr>
<th>Two-layer board</th>
<th>Four-layer board</th>
</tr>
</thead>
<tbody>
<tr>
<td>First-layer wiring pattern</td>
<td>First-layer wiring pattern</td>
</tr>
<tr>
<td>Power supply, signal, and analog power supply</td>
<td>Signal and analog power supply</td>
</tr>
<tr>
<td>Second-layer wiring pattern</td>
<td>Second-layer wiring pattern</td>
</tr>
<tr>
<td>GND, signal, and analog GND</td>
<td>Solid GND layer</td>
</tr>
<tr>
<td>Third-layer wiring pattern</td>
<td>Solid power layer</td>
</tr>
<tr>
<td>Fourth-layer wiring pattern</td>
<td>Signal and analog GND</td>
</tr>
</tbody>
</table>

**Figure 1.4  Layer Structure Examples**
Figure 1.5 shows an example wiring pattern for a two-layer board.

Arrange the paths of the power and GND traces from the power supply circuit to VCC/VSS as a pair. A typical route is shown as an example. Also, in this example the paths on the first and second layers are superimposed on one another to form a pair.
2. Board Design

2.1 Power Supply Pins

Connect the power supply pins to GND via a bypass capacitor (decoupling capacitor). Use a capacitor with good frequency characteristics, such as a ceramic capacitor. The wiring length between each power supply pin and the bypass capacitor must be equal and as short as possible. In addition, pair the appropriate power supply pins. For example, the VCC pin, AVCC pin, and VREFH pin should be paired with the VSS pin, AVSS pin, and VREFL pin, respectively. Refer to the User’s Manual: Hardware of the product used for more details on pairing pins. The traces for the power supply pins must be wider than traces for other signal lines and must be connected to the power supply and GND via a bypass capacitor. Figure 2.1 shows example connections of power supply pins and bypass capacitors.

Refer to the application notes below for details of the analog power-supply pins. The latest versions and guides to new products can be downloaded from the Renesas Electronics website.

- RX610 Group: Notes on Analog Power Supply Printed Circuit Board Patterns (R01AN0271EJ)
- RX62N Group, RX621 Group: Notes on Analog Power Supply Printed Circuit Board Patterns (R01AN0269EJ)
- RX62T Group: Notes on Analog Power Supply Printed Circuit Board Patterns (R01AN0638EJ)

Board design hint

A bypass capacitor connected to the power supply pins can be placed so as to route noise to GND during MCU operation.
Figure 2.2 shows an example power supply pin circuit configuration, and Figure 2.3 shows an example power supply pin wiring pattern.

**Figure 2.2 Example Power Supply Pin Circuit Configuration**

**Figure 2.3 Example Power Supply Pin Wiring Pattern**
2.2 VCL Pin

Connect the VCL pin to GND via a capacitor with a rated capacitance matching that specified in the user’s manual of the device used. The wiring length between the VCL pin and the capacitor should be 8 mm or less (4 mm or less if possible).

Note that GND wiring patterns vary depending on the number of board layers. Section 2.2.1 describes two-layer boards, and section 2.2.2 describes boards with four or more layers.

Board design hint

If the wiring length between the VCL pin and capacitor is longer than 8 mm, the parasitic resistance increases, decreasing the effectiveness of the capacitor and possibly causing noise from the VCC pin. When the wiring length between the VCL pin and capacitor is longer than 8 mm, the wiring pattern should be designed so that the parasitic resistance is less than 1 Ω. Figure 2.4 shows a formula for calculating the parasitic resistance.

Parasitic resistance = R + 2πfL (Ω) < 1 (Ω)

Figure 2.4 Formula for Calculating Parasitic Resistance

In the following example, the formula shown in Figure 2.4 is used to calculate the parasitic resistance.

Example:

Wiring length (l): 0.008 m (8 mm)
Wiring width (w): 0.00025 m (0.25 mm)
Wiring thickness (t): 0.00035 m (0.035 mm)
Resistivity of copper (ρ = 1 / σ): 0.0000000169 Ω • m

Parasitic resistance = R + 2πfL
= (l / σwt) + 2 × π × 20 × (0.2 × l (loge (2 × l / (w + t)) +0.5))
= 0.01545 + 2 × 3.1416 × 20 × 0.00724
≈ 0.9253 (Ω)
Figure 2.5 shows an example circuit configuration for the VCL pin.

Refer to the user’s manual of the device used regarding the rated capacitance of the capacitor connected to the VCL pin.

Figure 2.5 Example VCL Pin Circuit Configuration
2.2.1 Two-Layer Board

- Use the GND wiring pattern to form a guard for the portion of the back side between the VCL pin and the capacitor.
- Make connections to GND via at least four through holes.
- Make the GND wiring traces as wide as possible.

Figure 2.6 shows an example VCL pin wiring pattern on a two-layer board.
Figure 2.7 shows an example VCL pin wiring pattern (two-layer board).

![Figure 2.7 Example VCL Pin Wiring Pattern (Two-Layer Board)]
2.2.2 Board With Four or More Layers

Figure 2.8 shows an example VCL pin wiring pattern (board with four or more layers).

Figure 2.8  Example VCL Pin Wiring Pattern (Board With Four or More Layers)
2.3 Reset Pin

When directly connecting the reset pin to the reset IC, position the reset IC as close as possible. Noise can also be reduced by inserting a low-pass filter. Do not run the trace for the reset pin parallel to other traces (traces with large current flows or rapid level changes). If no low-pass filter is used, shield the trace for the reset pin with the GND trace. The GND traces used for shielding should be at least 0.3 mm wide and there should be a space of 0.3 mm to 2.0 mm between them and adjacent traces.

Board design hint

The pulse width input to the reset pin is specified in the timing requirements. If the noise input to the reset pin has a shorter width than the specified pulse width, a reset condition may be released before the MCU's internal initialization has completed, possibly causing program runaway.

Figure 2.9 shows an example reset pin circuit configuration, and Figure 2.10 shows an example reset pin wiring pattern (multilayer board).
Figure 2.11 shows an example reset pin wiring pattern.

Figure 2.11  Example Reset Pin Wiring Pattern
2.4 Clock I/O Pins

The wiring traces for the clock I/O pins (EXATL, XTAL, XCIN, and XCOUT) should be as short as possible, including peripheral circuits. Shield the wiring pattern for the clock I/O pins with the GND pattern and do not arrange the traces for the clock I/O pins in parallel with or across other traces (traces with large current flows or rapid level changes). The GND traces used for shielding should be at least 0.3 mm wide and there should be a space of 0.3 mm to 2.0 mm between them and adjacent traces. In addition, do not place the GND wiring pattern and power supply wiring pattern in layers under a peripheral circuit incorporating a crystal oscillator.

Refer to the application notes below for information on crystal oscillators with low load capacitance (low-C<sub>L</sub> crystal oscillators). The latest versions and guides to new products can be downloaded from the Renesas Electronics website.

- RX200 Series: Design Guide for Sub-Clock Circuits (R01AN1012EJ)
- RX600, RX700 Series: Design Guide for Sub-Clock Circuits (R01AN1187EJ)

Board design hint

If noise impinges on the clock I/O pins, the clock waveforms may become distorted, possibly causing an MCU malfunction or program runaway. In addition, accurate clock signals cannot be input to the MCU if there is a potential difference between the VSS inputs to the MCU and oscillators.

Figure 2.12 shows an example clock I/O pin circuit configuration.

![Figure 2.12 Example Clock I/O Pin Circuit Configuration](image-url)
Figure 2.13, Figure 2.14, and Figure 2.15 show example clock I/O pin wiring patterns.

The inner layers must have no wiring traces in the areas enclosed by the yellow borders, which is used for the GND wiring pattern on the back side. Also, the back side GND wiring traces should be at least 0.1 mm wider than the front side GND wiring traces. However, there must be no wiring traces on the back side if the board thickness is less than 1.2 mm.

Strengthen the GND guard between the front side and back side with optimal placement of through holes. In particular, ensure that both edges of the guard do not form an antenna.

Figure 2.13  Example Clock I/O Pin Wiring Pattern
The front side GND shielding width should be at least 0.3 mm. Through hole for VSS coupling

Figure 2.14  Example Clock I/O Pin Wiring Pattern (Front Side)
The back side GND wiring pattern is divided into three "islands" as indicated by the yellow borders, one for each crystal oscillator. The wiring pattern also allows for VSS coupling.

Figure 2.15  Example Clock I/O Pin Wiring Pattern (Back Side)
Figure 2.16 shows an example clock I/O pin wiring pattern.

Figure 2.16  Example Clock I/O Pin Wiring
2.5 Analog Input Pins

Connect each analog input pin to GND via a capacitor. Wiring between the analog input pin and capacitor and wiring between the AVSS pin and capacitor must be the same length and as short as possible. Do not run the trace for the analog input pin parallel to or across other traces (traces with large current flows or rapid level changes), and shield the trace for the analog input pin with the GND trace. The GND traces used for shielding should be at least 0.3 mm wide and there should be a space of 0.3 mm to 2.0 mm between them and adjacent traces.

Board design hint

If noise impinges on the analog input pins, the waveforms may become distorted, possibly reducing A/D converter accuracy. An external capacitor can be used to reduce noise. An external capacitor can also be used to achieve high-speed conversion. This requires that sufficient electrical charge has accumulated in the external capacitor before conversion starts to reduce the signal source impedance of the input capacitor of the sample and hold circuit. Note that if the voltage level of the analog input pin changes (in continuous scan mode, for example), causing the external capacitor charge to be renewed, an adequate electrical charge cannot be accumulated. In this case, do not connect an external capacitor.

Figure 2.17 shows an example analog input pin circuit configuration, and Figure 2.18 shows an example analog input pin wiring pattern.

Note: 1. ANxxx represents an analog input pin.

Figure 2.17 Example Analog Input Pin Circuit Configuration
The analog signal is shielded by the analog GND wiring trace (trace width at least 0.3 mm).

Space between analog GND shield and analog input signal trace (0.3 mm to 2.0 mm).

Figure 2.18 Example Analog Input Pin Wiring Pattern

Figure 2.19 shows an example analog input pin wiring pattern.
2.6 Signal Pins with Large Current Flows
When a large current exceeding the current range supported by the MCU flows in a signal line, place the signal line as far from the MCU (and the oscillators in particular) as possible, and do not arrange the signal line in parallel with or across the traces of the reset pin, clock I/O pins, or analog input pins.

Board design hint
In systems using an MCU there are signal lines to control motors, LEDs, thermal heads, etc. If large currents flow in these signal lines, mutual inductance with parallel wiring traces can cause noise.

2.7 Signal Pins with Rapid Level Changes
Place signal lines with rapid level changes as far from the oscillators and the wiring traces of the oscillators as possible. Do make such signal lines any longer than necessary and ensure they do not run parallel to or across the clock-related signal lines or other lines that are easily affected by noise.

Board design hint
Signal lines with rapid level changes can easily affect other signal lines when the level changes at the rising and falling edges. In particular, when such signal lines cross clock-related signal lines, the clock waveform can be distorted, possibly resulting in malfunction or program runaway.
3. Board Wiring Pattern Examples

3.1 Example Two-Layer Board Wiring Pattern

Figure 3.1 shows an example two-layer board wiring pattern for an RX Family MCU, and Figure 3.2 and Figure 3.3 show the wiring patterns for the first and second layers separately.
Figure 3.2  Example Board Wiring Pattern (First Layer Wiring Pattern)
Figure 3.3  Example Board Wiring Pattern (Second Layer Wiring Pattern)
3.2 Example Four-Layer Board Wiring Pattern

Figure 3.4 shows an example four-layer board wiring pattern for an RX Family MCU, and Figure 3.5, Figure 3.6, Figure 3.7, and Figure 3.8 show the wiring patterns for each of the individual layers separately.

![Diagram of a four-layer board wiring pattern](image)

**Figure 3.4 Example Board Wiring Pattern (Four-Layer Board)**
Figure 3.5  Example Board Wiring Pattern (First Layer Wiring Pattern)
Refer to Figure 2.8 for the purpose of the slits.

Figure 3.6 Example Board Wiring Pattern (Second Layer Wiring Pattern)
Refer to Figure 2.8 for the purpose of the slits.

Figure 3.7 Example Board Wiring Pattern (Third Layer Wiring Pattern)

Figure 3.8 Example Board Wiring Pattern (Fourth Layer Wiring Pattern)
4. **Reference Documents**

- User’s Manual: Hardware Catalog
- User’s Manual: Hardware for each product group in the RX Family (The latest version for each device can be downloaded from the Renesas Electronics website.)
- RX610 Group: Notes on Analog Power Supply Printed Circuit Board Patterns (R01AN0271EJ)
- RX62N Group, RX621 Group: Notes on Analog Power Supply Printed Circuit Board Patterns (R01AN0269EJ)
- RX62T Group: Notes on Analog Power Supply Printed Circuit Board Patterns (R01AN0638EJ)
- RX200 Series: Design Guide for Sub-Clock Circuits (R01AN1012EJ)
- RX600, RX700 Series: Design Guide for Sub-Clock Circuits (R01AN1187EJ)
## Revision History

<table>
<thead>
<tr>
<th>Rev.</th>
<th>Date</th>
<th>Description</th>
<th>Page</th>
<th>Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.00</td>
<td>Aug. 29, 2013</td>
<td>—</td>
<td>—</td>
<td>First edition issued</td>
</tr>
<tr>
<td>1.01</td>
<td>Sep. 26, 2014</td>
<td>1.2 VCL Pin description modified</td>
<td>5</td>
<td>1.2 VCL Pin description modified</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Figure 1.14 Pattern Example for the Analog Input Pin modified</td>
<td>11</td>
<td>Figure 1.14 Pattern Example for the Analog Input Pin modified</td>
</tr>
<tr>
<td>1.10</td>
<td>Oct. 26, 2021</td>
<td>New Section 1 added (subsequent section and figure numbers changed accordingly)</td>
<td>2</td>
<td>New Section 1 added (subsequent section and figure numbers changed accordingly)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Section 1.2.1 deleted</td>
<td>4</td>
<td>Section 1.2.1 deleted</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCL capacitor wiring limitations modified</td>
<td>7</td>
<td>VCL capacitor wiring limitations modified</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Figure 2.5 note on rated capacitance of VCL capacitor added</td>
<td>10</td>
<td>Figure 2.5 note on rated capacitance of VCL capacitor added</td>
</tr>
<tr>
<td></td>
<td></td>
<td>GND guard wiring width and spacing conditions added</td>
<td>14, 16, 21</td>
<td>GND guard wiring width and spacing conditions added</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Figure 2.12 note on load capacitance and VSS pin coupling added</td>
<td>16</td>
<td>Figure 2.12 note on load capacitance and VSS pin coupling added</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Example single-layer board and multilayer board changed to example two-layer board and four-layer board</td>
<td>24 to 30</td>
<td>Example single-layer board and multilayer board changed to example two-layer board and four-layer board</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Additions made to Reference Documents</td>
<td>31</td>
<td>Additions made to Reference Documents</td>
</tr>
</tbody>
</table>
General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For details usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)
   A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity.
   Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on
   The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which reset is specified.

3. Input of signal during power-off state
   Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins
   Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals
   After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin
   Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between $V_{IL}$ (Max.) and $V_{IH}$ (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between $V_{IL}$ (Max.) and $V_{IH}$ (Min.).

7. Prohibition of access to reserved addresses
   Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products
   Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems.
   The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.
Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of any circuits, software, or information.

2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.

3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.

5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alterations, conditions are within the ranges specified by Renesas Electronics products.

6. Renesas Electronics products are classified according to the following two quality grades: “Standard” and “High Quality”. The intended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below.

   "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

   "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); traffic control systems; aircraft control systems; key plant systems; military equipment; etc.

7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to, physical access, unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (“Vulnerability Issues”). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED. WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.

8. When using Renesas Electronics products, refer to the latest product information (data sheets, user’s manuals, application notes, “General Notes for Handling and Using Semiconductor Devices” in the reliability handbook, etc.) and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.

9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; underwater repeater; nuclear power control systems; aircraft control systems; medical equipment; etc.). Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user’s manual or other Renesas Electronics document.

10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.

12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.

13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.

14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

Corporate Headquarters
TOYOSU FORESIA, 3-24 Toyosu,
Keto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact information
For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks
Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

© 2021 Renesas Electronics Corporation. All rights reserved.