RX Family
Ethernet Hardware Design Guide

Introduction
This application note describes precautions when designing boards that use the Ethernet functions. Note that the information in this document is based on the corresponding information for the Ethernet communication board developed at Renesas for internal evaluation.

Target Device
RX64M Group
RX71M Group
RX72M Group
RX72N Group

Contents
1. Board Design ................................................................. 2
   1.1 Layer Structure ......................................................... 2
   1.2 Component Layout .................................................... 3
   1.3 Pattern Design ......................................................... 4
       1.3.1 MII/RMII/SDRAM Signal Patterns ................................. 4
       1.3.2 MDI Signals ....................................................... 7
2. Board Specifications ........................................................ 8
Revision History ................................................................. 9
1. Board Design

1.1 Layer Structure

An RX MCU, as well as a physical layer chip (PHY-LSI), an SDRAM, etc. are mounted on the Ethernet communication board. Taking into consideration the large number of wiring patterns, the need for noise suppression for specific signals, the size of the board, and the like, the board was designed with a six-layer structure.

The layer structure of the Ethernet communication board is shown in Table 1. Note that, in order to perform noise suppression for specific signals\(^1\), layer L2 has been made the ground layer, and layer L5 has been made the power supply layer.

Note 1. Refers to the MII/RMII signals in Table 2 and the SDRAM address/data bus and control signals.

### Table 1 Ethernet Communication Board Layer Structure

<table>
<thead>
<tr>
<th>Layer</th>
<th>Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>L1</td>
<td>Component surface (signal layer)</td>
</tr>
<tr>
<td>L2</td>
<td>Ground layer</td>
</tr>
<tr>
<td>L3</td>
<td>Signal layer</td>
</tr>
<tr>
<td>L4</td>
<td>Signal layer</td>
</tr>
<tr>
<td>L5</td>
<td>Power supply layer</td>
</tr>
<tr>
<td>L6</td>
<td>Solder surface (signal layer)</td>
</tr>
</tbody>
</table>

### Table 2 MII/RMII Signals

<table>
<thead>
<tr>
<th>MII</th>
<th>RMII</th>
</tr>
</thead>
<tbody>
<tr>
<td>ETn_TX_CLK</td>
<td>---</td>
</tr>
<tr>
<td>ETn_RX_CLK</td>
<td>REF50CKn</td>
</tr>
<tr>
<td>ETn_ERXD3 to ETn_ERXD0</td>
<td>RMIIin_RXD1 to RMIIin_RXD0</td>
</tr>
<tr>
<td>ETn_ETXD3 to ETn_ETXD0</td>
<td>RMIIin_TXD1 to RMIIin_TXD0</td>
</tr>
</tbody>
</table>
1.2 Component Layout

The component layout of the Ethernet communication board is shown in Figure 1, and precautions during layout are described below.

- The maximum SDCLK frequency of the SDRAM is 80 MHz\(^*1\), so when mounting the SDRAM, give priority to placing it in the vicinity of an RX MCU.
- Lay out the components such that the SDRAM data bus and the media independent interface (MII) or reduced media independent interface (RMII) signals (particularly ET1_RX_CLK on MII channel 1) are as short as possible and do not run alongside one another. In particular, be sure that the signal patterns of ET1_RX_CLK and D5/D6 (of the SDRAM data bus) do not run parallel to one another. (See Figure 1.)
- Lay out the components such that other lines do not run alongside the data bus and the MII or RMII signals either.

Note 1. The maximum SDCLK frequency of RX64M and RX71M group is 60 MHz.

![Component Layout Diagram](image-url)
1.3 Pattern Design

1.3.1 MII/RMII/SDRAM Signal Patterns

The following are some precautions for when designing MII, RMII, and SDRAM signal patterns. Note that the MII and RMII signals in this section refer to the signals shown in Table 2.

1. Give priority to wiring D7 to D0 (particularly D5 and D6) of the data bus of the SDRAM on layer L1, and to making it as short as possible. (See (1) in Figure 2.)

2. In order to allow the return current from the SDRAM and MII/RMII signals to readily return, make layer L2 the ground layer.

3. As a result of having given priority to D7 to D0 of the data bus of the SDRAM, it will not be possible to wire the MII signals (particularly ET1_RX_CLK) on layer L1 alone. For this reason, wire it on layers L1 and L3 instead. Note that when layer L3 is used, the return current can readily return since the ground layer (layer L2) is immediately above. (See (2) in Figure 2.)

4. The components have been laid out with priority given to wiring D7 to D0 of the data bus of the SDRAM. As a result, it will not be possible to wire D15 to D8 of the data bus on layer L1 alone. For this reason, wire it on layers L1 and L3 instead. Note that when layer L3 is used, the return current can readily return since the ground layer (layer L2) is immediately above. (See (3) in Figure 2.)

5. As a result of having wired the SDRAM data bus and the MII signals on layers L1 and L3, it will not be possible to wire the SDRAM address bus on those layers. For this reason, wire it on layers L1 and L4 instead. (See (4) in Figure 2.)

6. Wire the signals other than those mentioned above on layer L6.

7. Design the inter-layer thicknesses, with the exception of that between layers L3 and L4, to be one-third the distance (H) between patterns running alongside one another (i.e., to be 1/3H) in order to allow return currents to readily return. (See Figure 3.) In addition, the inter-layer thickness affects impedance, so if there are signals subject to impedance control, take this into account when designing the board thicknesses. In the case of the Ethernet communication control board, based on impedance control and the board thicknesses that were possible for the board manufacturer that was asked to do the design, an inter-layer thickness of 0.1 mm was used, except for between layers L3 and L4.

8. Make the thickness between layers L3 and L4 substantial in order to prevent the effects of coupling. In the case of the Ethernet communication board, this thickness was decided by subtracting the inter-layer thickness between layers L1 and L3 and that between layers L4 and L6 from the board thickness. Given that the board thickness was 1.4 mm, an inter-layer thickness of 0.8 mm between layers L3 and L4 was used.

9. Design the distance between the SDRAM signal pattern and the MII/RMII signal pattern based on the 3W rule (i.e., a distance of at least 2W+α for a line width of W). (See Figure 4.)

10. Impedance control is necessary for the SDRAM and MII/RMII signals. Design the board with a characteristic impedance of 50Ω ±10%. In the case of the Ethernet communication board, a line width of 0.16 mm was used for layers L1 and L6, and a line width of 0.12 mm was used for layers L3 and L4.

11. When wiring the MII channel 1 signal from an RX MCU, avoid having the lines run alongside those of the SDRAM signals. In particular, be sure to lay out the patterns from an RX MCU such that the ET1_RX_CLK and D5 and D6 signals run in the opposite directions. (See Figure 5.)

12. Design the board such that, on the ground layer (power supply layer) along the return current path, there are no GND (power supply) slits or ground (power supply) separations. (See Figure 6.)
(4) As a result of having wired the data bus and the MII signals on layers L1 and L3, it is not possible to wire the address bus on those layers. For this reason, use layers L1 and L4 instead.

(2) As a result of having given priority to D7 to D0 of the data bus, it is not possible to wire the MII signals on layer L1 alone. For this reason, use layers L1 and L3.

(3) The components have been laid out with priority given to wiring D7 to D0 of the data bus. As a result, it is not possible to wire D15 to D8 of the data bus on layer L1 alone. For this reason, wire them on layers L1 and L3 instead.

(1) Give priority to wiring D7 to D0 of the data bus.

Figure 2 Pattern Layout Image (Transparency Diagram from Perspective of Layer L1)

Figure 3 Return Current (Inter-layer Distance)

Reducing the inter-layer thickness allows the return current to return more readily.
Figure 4  The 3W Rule

Layer L2 (ground layer)

Reduces the effects of crosstalk.

Figure 5  Wiring Example

Be sure that ET1_RX_CLK and D5 and D6 oppose one another.
1.3.2 MDI Signals

The following are some precautions for when designing patterns for the medium dependent interface signal (MDI signal).

- Do not place the MDI signal lines near any other signals (both on the same layer and on different layers).
- Make the MDI signal lines as short as possible.
- Impedance control is necessary for the MDI signals. For the characteristic impedance required by the MDI transmission path, follow the guidelines of the manufacturer of the PHY chip being used.
- Make all differential signals isometric using differential pairs.
- Lay out components on the MDI signals such that the differential pairs are symmetric. (See Figure 7.)
- Lay out the termination network in accordance with the guidelines of the hardware manufacturer.

Figure 6  Return Current (Facilitated by Ground Layer)

(a) If there are no obstructions on the return current path, disturbances will not arise in the magnetic field and noise will be suppressed.

(b) If there are obstructions on the return current path, the magnetic field will be disturbed and noise will arise due to the presence of slits and separations.

Figure 7  Layout of Components on Differential Signal Transmission Paths

(a) Symmetric placement (good)

(b) Symmetric placement (bad)
2. Board Specifications

The following are the board specifications for the Ethernet communication board developed in accordance with this guide.

- Board layers: 6
- Board thickness: 1.43 mm
- Per-layer signal details:
  - Layer L1: Ethernet signals (MII/RMII/MDI), data bus,*1 address bus,*1 strobe signal*1
  - Layer L2: Ground layer
  - Layer L3: Ethernet signals (MII/RMII), data bus,*1 strobe signal*1
  - Layer L4: Power supply, address bus*1
  - Layer L5: Power supply layer
  - Layer L6: Ethernet signals (MDI), strobe signal*1

Note 1. SDRAM signals

- Pattern specifications
  - Normal pattern width is 0.15 mm.
  - Pattern width of specific MII/RMII/SDRAM signals that are noise-suppressed is 0.16 mm for layers L1 and L6, and 0.12 mm for layers L3 and L4.
  - Pattern width of specific MDI signals that are noise-suppressed is 0.1 mm.

- Layer structure:

<table>
<thead>
<tr>
<th>Layer</th>
<th>Thickness (mm)</th>
<th>Material</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0.025</td>
<td>Copper plating</td>
</tr>
<tr>
<td></td>
<td>0.018</td>
<td>Copper foil</td>
</tr>
<tr>
<td></td>
<td>0.100</td>
<td>Prepreg</td>
</tr>
<tr>
<td>2</td>
<td>0.035</td>
<td>Copper foil</td>
</tr>
<tr>
<td></td>
<td>0.100</td>
<td>Core material</td>
</tr>
<tr>
<td>3</td>
<td>0.035</td>
<td>Copper foil</td>
</tr>
<tr>
<td></td>
<td>0.800</td>
<td>Prepreg</td>
</tr>
<tr>
<td>4</td>
<td>0.035</td>
<td>Copper foil</td>
</tr>
<tr>
<td></td>
<td>0.100</td>
<td>Core material</td>
</tr>
<tr>
<td>5</td>
<td>0.035</td>
<td>Copper foil</td>
</tr>
<tr>
<td></td>
<td>0.100</td>
<td>Prepreg</td>
</tr>
<tr>
<td>6</td>
<td>0.018</td>
<td>Copper foil</td>
</tr>
<tr>
<td></td>
<td>0.025</td>
<td>Copper plating</td>
</tr>
</tbody>
</table>
## Revision History

<table>
<thead>
<tr>
<th>Rev.</th>
<th>Date</th>
<th>Page</th>
<th>Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.00</td>
<td>Nov.11.16</td>
<td>—</td>
<td>First edition issued</td>
</tr>
<tr>
<td>1.01</td>
<td>Jan.31.20</td>
<td>1</td>
<td>Changed the group name to “RX Family” in the document title.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2 to 10</td>
<td>Added RX72M group and RX72N group to the target device.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Changed “the RX64M and RX71M” to “RX MCU” in this document.</td>
</tr>
</tbody>
</table>
General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)
   A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-off
   The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state
   Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins
   Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal.

5. Clock signals
   After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin
   Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between $V_{IL}$ (Max.) and $V_{IH}$ (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between $V_{IL}$ (Max.) and $V_{IH}$ (Min.).

7. Prohibition of access to reserved addresses
   Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products
   Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.
Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.

2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.

3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.

5. Renesas Electronics products are classified according to the following two quality grades: “Standard” and “High Quality”. The intended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below.

   *Standard*: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

   *High Quality*: Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user’s manual or other Renesas Electronics document.

6. When using Renesas Electronics products, refer to the latest product information (data sheets, user’s manuals, application notes, “General Notes for Handling and Using Semiconductor Devices” in the reliability handbook, etc.) and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.

7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.

8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.

10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.

11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.

12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

Corporate Headquarters
TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact information
For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/.

Trademarks
Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

© 2020 Renesas Electronics Corporation. All rights reserved.