To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)
Send any inquiries to http://www.renesas.com/inquiry.
Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.

2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.

4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.

5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.

6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.

7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

   “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

   “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti- crime systems; safety equipment; and medical equipment not specifically designed for life support.

   “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.

9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.

10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.

12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.
RX Family C/C++ Compiler Package

Application Notes: [Compiler Use Guide], #pragma Extension Guide

This document explains extended functionality (using #pragma) and convenient #pragma usage that can improve size efficiency or execution speed for C/C++ Compiler V.1 for the RX family.

Table of contents

T1. Extended functionality for improving execution speed ................................................................. 2
  1.1 Specifying inline function expansion ..................................................................................... 2
  1.2 Performing inline expansion in assembly code functions .................................................. 3

2. Other convenient extended functionality ..................................................................................... 6
  2.1 Specifying section changes ...................................................................................................... 6
  2.2 Specifying bit field order .......................................................................................................... 9
  2.3 Alignment control to structure member .................................................................................. 12

Web site and support <website and support> ............................................................................... 14
1. Extended functionality for improving execution speed

This chapter explains extended functionality (using #pragma) that can improve size efficiency or execution speed. Table 1-1 lists examples of such functionality.

<table>
<thead>
<tr>
<th>No</th>
<th>#pragma</th>
<th>Functionality</th>
<th>Size</th>
<th>Execution speed</th>
<th>Reference</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>#pragma inline</td>
<td>Specifying inline function expansion</td>
<td>Worsens</td>
<td>Improves significantly</td>
<td>1.1</td>
</tr>
<tr>
<td>2</td>
<td>#pragma inline_asm</td>
<td>Performing inline expansion</td>
<td>Worsens</td>
<td>Improves</td>
<td>1.2</td>
</tr>
</tbody>
</table>

Note that the expansion code in assembly code as used in this document can be obtained by specifying “output=src” and “cpu=rx600”.

When the “cpu” option is different, the expansion code in assembly language may also differ. Also, the expansion code in assembly language may change due to subsequent compiler improvements.

1.1 Specifying inline function expansion

Inline expansion is optimization processing that expands called programs at function calls, to reduce the overhead of function calls and improve speed. This can be especially effective when functions called in loops are expanded, because the call count is decreased significantly. Note that since the compiler performs optimizations for the code after inline expansion is performed, when large functions are expanded inline the program size may increase, reducing the efficacy of compiler optimizations. Inline expansion is most effective when specified for small, frequently called functions.

Format

```
#pragma inline ([([function-name] [, , ])])
```

Specify #pragma inline before the definition of the function body.

External definitions are also generated for functions specified by #pragma inline. If no external definition is needed, specify static for the function declaration. When a function for which static is specified is expanded inline, the corresponding function itself is not generated, which can reduce size.

When the inline option is specified, automatic inline expansion is performed for the specified size. Even when the maximum size for automatic inline expansion is exceeded, functions for which #pragma inline is specified are expanded inline.

Keep in mind that inline expansion is not performed for functions if one of the following conditions is satisfied, even when #pragma inline is specified:

- The function is defined before the #pragma inline specification.
- The function has variable parameters.
- The function is called by address.

```c
#pragma inline(func)
static int func (int a, int b)
{
    return (a+b)/2;
}
```

The function address is replaced with a function type pointer. When the function type pointer is used to call the function, the function is not expanded inline even if inline expansion is specified for the function.
Example: Inline expansion

```c
define int func (int a, int b)
{
    return (a+b)/2;
}
define int x;
define void main(void)
{
    x=func(10,20);
}
```

Expanded source code

```c
define int x;
define void main(void)
{
    int func_result;
    {
        int a_1=10, b_1=20;
        func_result=(a_1+b_1)/2;
    }
    x=func_result;
}
```

1.2 Performing inline expansion in assembly code functions

Inline expansion functionality embedded in the assembler is convenient for using CPU commands not supported by the C language, and for improving performance by coding in assembly language instead of the C language. When "#pragma inline_asm" is used to declare an assembly code function in a C source file, assembly code can be run in the function. This is called an inline assembly function.

Format

```
#pragma inline_asm [([<function-name>],,)]
```

Keep the following in mind when using inline assembly functions:

- Use a temporary label for the function label.
  (temporary label: ?:?):
- Do not use the RTS (return) command at the end of a definition.
- Back up and restore guaranteed registers.

If a compilation error occurs for a function specified by #pragma inline_asm, when compiler debugging information is output, since the line information in the C source is output, the line information is displayed in the C source for the Renesas IDE. Accordingly, the displayed line information cannot be used to jump to the line in the assembly program that is causing the error. When output from the compiler debugging information stops, the assembly program line is output for the line information displayed in the Renesas IDE. To debug functions specified by #pragma inline_asm, we recommend suppressing specification for compiler debugging information.
For the interface between functions, follow the generation rules for C/C++ compilers (Table 1-2 and Table 1-3).

Table 1-2 General rules for allocating arguments in C language programs

<table>
<thead>
<tr>
<th>Allocation rule</th>
<th>Argument passed in the register</th>
<th>Argument passed in the stack</th>
</tr>
</thead>
<tbody>
<tr>
<td>Register for argument storage</td>
<td>Target types</td>
<td></td>
</tr>
<tr>
<td>Any one item from R1 to R4</td>
<td>signed char, (unsigned) char, bool, (signed) short, unsigned short, (signed) int, unsigned int, (signed) long, unsigned long, float, double#1, long double#1, pointers, pointers to data members, and references</td>
<td>• Anything for which the argument type is not passed by register • Functions declared using the original type of the function, with variable arguments#3 • Of R1 to R4, when those not yet allocated to other arguments are fewer than those to be allocated</td>
</tr>
<tr>
<td>Any two items from R1 to R4</td>
<td>(signed) long long, unsigned long long, double#2, and long double#2</td>
<td></td>
</tr>
<tr>
<td>The size for R1 to R4, divided by 4</td>
<td>Structures, shared structures, and class types whose size is a multiple of 4</td>
<td></td>
</tr>
</tbody>
</table>

Note
#1 When dbl_size=8 is not specified.
#2 When dbl_size=8 is specified.
#3 When the original type of the function is used to declare a function with variable arguments, the arguments without corresponding types in the declaration, and the arguments immediately before, are passed in the stack. Arguments without type are converted to the long type if they are integers of 2 bytes or less, or to the double type if they are the float type, and are all handled as arguments with boundary adjustment counts of 4.

Table 1-3 Return values and type setting locations for C language programs

<table>
<thead>
<tr>
<th>Return value type</th>
<th>Setting location</th>
</tr>
</thead>
<tbody>
<tr>
<td>signed char, (unsigned) char, (signed) short, unsigned short, (signed) int, unsigned int, (signed) long, unsigned long, float, double#2, long double#2, pointers, bool, references, pointers to data members</td>
<td>R1 signed char and (signed) short: sign extension (unsigned) char and unsigned short: set in result of zero extension</td>
</tr>
<tr>
<td>double#3, long double#3, (signed) long long, unsigned long long</td>
<td>R1, R2 Bottom 4 bytes in R1 and top 4 bytes in R2</td>
</tr>
<tr>
<td>Structures, shared structures, and class types within 16 bytes, and whose size is a multiple of 4</td>
<td>R1, R2, R3, and R4 are set in order from the start of the memory image, 4 bytes each</td>
</tr>
<tr>
<td>Structures, shared structures, and class types other than those above</td>
<td>Return value setting area (memory)#1</td>
</tr>
</tbody>
</table>

Notes
#1 When the function return value is set in memory, it is set in an area indicating the return value address. The caller reserves a return value setting area in addition to the argument area, and once that address is set in R15, the function is called.
#2 When dbl_size=8 is not set.
#3 When dbl_size=8 is specified.
Example 1: Assembly code in an inline assembly function

```
/* Inline function definition */
/* FILE: inlasm.h */
#pragma inline_asm(rev4b)
static unsigned long rev4b(unsigned long p)
/* The function is declared using static */
{
    ; Comments in definitions use assembler semicolons ;
    REVL R1,R1
    ; RTS commands are not used at the end of definition
}
#pragma inline_asm(ovf)
static unsigned long ovf(void)
{
    ; A temporary label is used within the inline assembly function
    ; Registers that need to be secured are backed up and restored before and after function call
    PUSH.L R6
    MOV.L R1,R6
    ;
    CMP #1,R6
    BEQ.W ?-
    POP R6
}
```
2. Other convenient extended functionality

This chapter explains convenient extended functionality other than that for improving performance. Table 2-1 lists examples of such functionality.

<table>
<thead>
<tr>
<th>No</th>
<th>#pragma section</th>
<th>Functionality</th>
<th>Reference</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>#pragma section</td>
<td>Specifying section changes</td>
<td>2.1</td>
</tr>
<tr>
<td>2</td>
<td>#pragma bit_order</td>
<td>Specifying bit field order</td>
<td>2.2</td>
</tr>
<tr>
<td>3</td>
<td>#pragma pack</td>
<td>Alignment control to structure member</td>
<td>2.3</td>
</tr>
<tr>
<td></td>
<td>#pragma unpack</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>#pragma packoption</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

2.1 Specifying section changes

The section names output by the compiler can be switched. For example, sometimes allocation should be performed to separate addresses, such as when certain modules need to be allocated to external RAM, while others are allocated to internal RAM. A name is given to each split section, and then the address to be placed for each section is specified in the linkage editor.

When no section name is specified for #pragma section, the default section name is applied subsequently.

Format

```
#pragma section [<section-type>][<changed-section-name>]

<section-type>: { P | C | D | B | W }
```

Table 2-2 and Table 2-3 show the changed section names.

<table>
<thead>
<tr>
<th>Target area</th>
<th>Specification method</th>
<th>After change</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 Program area</td>
<td>#pragma section &lt;XX&gt;</td>
<td>P&lt;XX&gt;</td>
</tr>
<tr>
<td>2 Constant area</td>
<td></td>
<td>C&lt;XX&gt;</td>
</tr>
<tr>
<td>3 Initialized data area</td>
<td></td>
<td>D&lt;XX&gt;</td>
</tr>
<tr>
<td>4 Uninitialized data area</td>
<td></td>
<td>B&lt;XX&gt;</td>
</tr>
<tr>
<td>5 Table area of switch sentence branch</td>
<td></td>
<td>W&lt;XX&gt;</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Target area</th>
<th>Specification method</th>
<th>Section type &lt;X&gt;</th>
<th>After change</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 Program area</td>
<td>#pragma section &lt;X&gt; &lt;XX&gt;</td>
<td>P</td>
<td>&lt;XX&gt;</td>
</tr>
<tr>
<td>2 Constant area</td>
<td></td>
<td>C</td>
<td>&lt;XX&gt;</td>
</tr>
<tr>
<td>3 Initialized data area</td>
<td></td>
<td>D</td>
<td>&lt;XX&gt;</td>
</tr>
<tr>
<td>4 Uninitialized data area</td>
<td></td>
<td>B</td>
<td>&lt;XX&gt;</td>
</tr>
<tr>
<td>5 Table area of switch sentence branch</td>
<td></td>
<td>W</td>
<td>&lt;XX&gt;</td>
</tr>
</tbody>
</table>

The “section” option can be used to change the default section name.

Format for the “section” option

```
section = <sub>[,…]

<sub>: { P = <section-name> | C = <section-name> | D = <section-name> | B = <section-name> | W = <section-name> }
```
How to specify this option in the Renesas IDE

Figure 2-1

Choose from the following:
- Program area (P)
- Constants area (C)
- Initialized data area (D)
- Uninitialized data area (B)
- Switch statement branch tablespace (W)

The section name to be changed.

Figure 2-2
Example 1:

```c
#include <stdio.h>

// Example 1

int a;         /* a is allocated to section Babc */
const int c=1; /* c is allocated to section Cabc */
void f(void)   /* f is allocated to section Pabc */
{
    a=c;
}

#pragma section

int b;        /* b is allocated to section B */
void g(void)  /* g is allocated to section P */
{
    b=c;
}
```

Example 2:

```c
#include <stdio.h>

// Example 2

#pragma section P ABC
#pragma section B DEF

int a;         /* a is allocated to section DEF */
const int c=1; /* c is allocated to section C */
void f(void)   /* f is allocated to section ABC */
{
    a=c;
}

#pragma section

int b;        /* b is allocated to section B */
void g(void)  /* g is allocated to section P */
{
    b=c;
}
```

Example 3:

```c
#include <stdio.h>

// Example 3

#pragma section abc

int a;         /* a is allocated to section BXabc */
const int c=1; /* c is allocated to section CXabc */
void f(void)   /* f is allocated to section PXabc */
{
    a=c;
}

#pragma section

int b;        /* b is allocated to section BX */
void g(void)  /* g is allocated to section PX */
{
    b=c;
}
```

When section=P=PX,C=CX,B=BX is specified

```c
#include <stdio.h>

// Example 3

#pragma section abc

int a;         /* a is allocated to section BXabc */
const int c=1; /* c is allocated to section CXabc */
void f(void)   /* f is allocated to section PXabc */
{
    a=c;
}

#pragma section

int b;        /* b is allocated to section BX */
void g(void)  /* g is allocated to section PX */
{
    b=c;
}
```
2.2 Specifying bit field order

#pragma bit_order can be specified to change the bit field order. The ordering rules for bit fields may differ depending on the microcomputer. This functionality can be used to increase the portability for programs running on other microcomputers.

The bit field order can also be specified as an option for each file. When both the option and #pragma are specified at the same time, the #pragma specification takes precedence.

Format

#pragma bit_order [(left|right)]

If left is specified, each member is allocated from the higher-order bits, and if right is specified, from the lower-order bits. The default setting is allocation from the lower-order bits. If both left|right are omitted from the #pragma bit_order specification, the subsequent lines will use the value of the option.

Example 1:
The following shows allocation for data sort scenarios with #pragma bit_order left and #pragma bit_order right.

<table>
<thead>
<tr>
<th>Members allocated from the left</th>
<th>Members allocated from the right</th>
</tr>
</thead>
<tbody>
<tr>
<td>#pragma bit_order left</td>
<td>#pragma bit_order right</td>
</tr>
<tr>
<td>struct {</td>
<td>struct {</td>
</tr>
<tr>
<td>unsigned char a:2;</td>
<td>signed char a:2;</td>
</tr>
<tr>
<td>unsigned char b:3;</td>
<td>char b:3;</td>
</tr>
<tr>
<td>} x;</td>
<td>} x;</td>
</tr>
</tbody>
</table>

Resulting data order

<p>| | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
</tr>
<tr>
<td>6</td>
<td>7</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Members allocated from the left

x.a x.b free

Members allocated from the right

free x.b x.a

Figure 2-3

Example 2:
Consecutive type specifiers of the same size are packed into the same area as much as possible.

<table>
<thead>
<tr>
<th>Members allocated from the left</th>
<th>Members allocated from the right</th>
</tr>
</thead>
<tbody>
<tr>
<td>#pragma bit_order left</td>
<td>#pragma bit_order right</td>
</tr>
<tr>
<td>struct {</td>
<td>struct {</td>
</tr>
<tr>
<td>signed char a:2;</td>
<td>signed char a:2;</td>
</tr>
<tr>
<td>char b:3;</td>
<td>char b:3;</td>
</tr>
<tr>
<td>} x;</td>
<td>} x;</td>
</tr>
</tbody>
</table>

Resulting data order

<p>| | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
</tr>
<tr>
<td>6</td>
<td>7</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Members allocated from the left

x.a x.b free

Members allocated from the right

free x.b x.a

Figure 2-4
Example 3:
Consecutive type specifiers of different sizes are allocated in the following areas.

<table>
<thead>
<tr>
<th>Members allocated from the left</th>
<th>Members allocated from the right</th>
</tr>
</thead>
<tbody>
<tr>
<td>#pragma bit_order left</td>
<td>#pragma bit_order right</td>
</tr>
<tr>
<td>struct {</td>
<td>struct {</td>
</tr>
<tr>
<td>int a:5;</td>
<td>int a:5;</td>
</tr>
<tr>
<td>char b:4;</td>
<td>char b:4;</td>
</tr>
<tr>
<td>} x;</td>
<td>} x;</td>
</tr>
</tbody>
</table>

**Resulting data order**

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>0</td>
</tr>
<tr>
<td>x.a a b</td>
<td>free free</td>
</tr>
<tr>
<td>7 0</td>
<td>7 0</td>
</tr>
</tbody>
</table>

**Figure 2-5**

Example 4:
If the remaining bits in the area into which consecutive type specifiers of the same size are to be packed are smaller than the bit field size, the remaining area is unused, and the areas are allocated as follows.

<table>
<thead>
<tr>
<th>Members allocated from the left</th>
<th>Members allocated from the right</th>
</tr>
</thead>
<tbody>
<tr>
<td>#pragma bit_order left</td>
<td>#pragma bit_order right</td>
</tr>
<tr>
<td>struct {</td>
<td>struct {</td>
</tr>
<tr>
<td>char a:5;</td>
<td>char a:5;</td>
</tr>
<tr>
<td>char b:4;</td>
<td>char b:4;</td>
</tr>
<tr>
<td>} x;</td>
<td>} x;</td>
</tr>
</tbody>
</table>

**Resulting data order**

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>7 6 5 4 3 2 1 0</td>
<td>7 6 5 4 3 2 1 0</td>
</tr>
<tr>
<td>x.a free</td>
<td>free x.a</td>
</tr>
<tr>
<td>7 6 5 4 3 2 1 0</td>
<td>7 6 5 4 3 2 1 0</td>
</tr>
<tr>
<td>x.b free</td>
<td>free x.b</td>
</tr>
</tbody>
</table>

**Figure 2-6**
Example 5:

When a member of a bit field with bit width 0 is specified, the subsequent members are forcibly allocated to the following areas.

<table>
<thead>
<tr>
<th>Members allocated from the left</th>
<th>Members allocated from the right</th>
</tr>
</thead>
<tbody>
<tr>
<td>#pragma bit_order left</td>
<td>#pragma bit_order right</td>
</tr>
<tr>
<td>struct {</td>
<td>struct {</td>
</tr>
<tr>
<td>char a:5;</td>
<td>char a:5;</td>
</tr>
<tr>
<td>char :0;</td>
<td>char :0;</td>
</tr>
<tr>
<td>char b:3;</td>
<td>char b:3;</td>
</tr>
<tr>
<td>} x;</td>
<td>} x;</td>
</tr>
</tbody>
</table>

**Resulting data order**

<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>x.a</td>
<td>free</td>
<td></td>
</tr>
<tr>
<td>7 6 5 4 3 2 1 0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>x.b</td>
<td>free</td>
<td></td>
</tr>
</tbody>
</table>

<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>free</td>
<td>x.a</td>
<td></td>
</tr>
<tr>
<td>7 6 5 4 3 2 1 0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>free</td>
<td>x.b</td>
<td></td>
</tr>
</tbody>
</table>

Figure 2-7

Example 6:

The default endian is little-endian, but can be changed using an option. When little-endian (endian=little) is specified, the sort order for each area is the reverse byte order for that of big-endian.

<table>
<thead>
<tr>
<th>Members allocated from the left</th>
<th>Members allocated from the right</th>
</tr>
</thead>
<tbody>
<tr>
<td>#pragma bit_order left</td>
<td>#pragma bit_order right</td>
</tr>
<tr>
<td>struct {</td>
<td>struct {</td>
</tr>
<tr>
<td>int a:5;</td>
<td>int a:5;</td>
</tr>
<tr>
<td>int b:4;</td>
<td>int b:4;</td>
</tr>
<tr>
<td>} x;</td>
<td>} x;</td>
</tr>
</tbody>
</table>

**Resulting data order**

<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>free</td>
<td>x.a</td>
<td>x.b</td>
</tr>
<tr>
<td>31 0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>free</td>
<td>x.a</td>
<td>free</td>
</tr>
</tbody>
</table>
| 3 2 1 0  
| free     | x.b      | free     |
| 4 3 2 1  

**Reversed byte order**

<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>free</td>
<td>x.b</td>
<td>x.a</td>
</tr>
<tr>
<td>31 0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>free</td>
<td>x.b</td>
<td>free</td>
</tr>
</tbody>
</table>
| 4 3 2 1  
| free     | x.b      | free     |
| 4 3 2 1  

Figure 2-8
2.3 Alignment control to structure member

When a structure (including a shared structure or class) contains a mix of 1-byte, 2-byte, and 4-byte members, free space may exist between each member, due to their alignment count.

![Free space can be made to fit the alignment count. The resulting size of the structure is 8 bytes.](Figure 2-9)

Sometimes, the creation of free space needs to be avoided in structures used for communication programs. In such cases, `#pragma pack` can be specified to set the alignment count of structure members to 1.

The empty area between members is not made in the structure of which one is the number of alignments of members. However, when the member of the structure of which one is the number of alignments is accessed, there is a possibility that the speed performance decreases compared with before the number of alignments is changed.

This prevents free space from being created in structures with an alignment count of 1. However, the speed performance of member access for structures with an alignment count of 1 may suffer.

The “pack” option can be used to set all a structural arrangement counts to 1. When both the “pack” option and `#pragma` are specified at the same time, the `#pragma` specification takes precedence.

Format

```
#pragma pack
#pragma unpack
#pragma packoption,
```

The alignment counts for these specifications are as follows.

<table>
<thead>
<tr>
<th>Specification</th>
<th>#pragma pack</th>
<th>#pragma unpack</th>
<th>#pragma packoption, or unspecified</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>[signed]char</code></td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td><code>[unsigned]short</code></td>
<td>1</td>
<td>2</td>
<td>Follows the pack option</td>
</tr>
<tr>
<td><code>[unsigned]int, [unsigned]long, [unsigned]long long, floating point number type, pointer type</code></td>
<td>1</td>
<td>4</td>
<td>Follows the pack option</td>
</tr>
<tr>
<td>Structures, shared structures, and classes with an alignment count of 1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Structures, shared structures, and classes with an alignment count of 2</td>
<td>1</td>
<td>2</td>
<td>Follows the pack option</td>
</tr>
<tr>
<td>Structures, shared structures, and classes with an alignment count of 4</td>
<td>1</td>
<td>4</td>
<td>Follows the pack option</td>
</tr>
</tbody>
</table>
Example:

The structure allocation is performed as follows.

Source code with #pragma unpack specified

```c
#pragma unpack
struct {
    char a;
    int b;
} obj;

void func(void)
{  
    obj.b = 1;
    obj.a = 1;
}
```

Assembler expansion code

```assembly
_func:                       ; function: func
  .STACK      _func=4
L10:
    MOV.L       #00000001H,R5
    MOV.L       #_obj,R4
    MOV.L       R5,04H[R4]
    MOV.B       R5,[R4]
    RTS
  .SECTION    B,DATA,ALIGN=4
  .glb        _obj
obj:                        ; static: obj
  .blk1       2
```

Component: obj.a Free space can be made to fit the alignment count. The resulting size of the structure is 8 bytes.

Component: obj.b

Source code with #pragma pack specified

```c
#pragma pack
struct {
    char a;
    int b;
} obj;

void func(void)
{  
    obj.b = 1;
    obj.a = 1;
}
```

Assembler expansion code

```assembly
_func:                       ; function: func
  .STACK      _func=4
L10:
    MOV.L       #_obj,R3
    MOV.L       #00000001H,R5
    ADD         #01H,R3,R4
    MOV.L       R5,[R4]
    MOV.B       R5,[R3]
    RTS
  .SECTION    B_1,DATA
  .glb        _obj
obj:                        ; static: obj
  .blkb       5
```

Component: obj.a obj.b

No free space exists because the alignment count is 1. The resulting size of the structure is 5 bytes.
Web site and support

Web site for Renesas Technology

http://japan.renesas.com/

Contact information

http://japan.renesas.com/inquiry
csci@renesas.com

Revision history

<table>
<thead>
<tr>
<th>Rev.</th>
<th>Date issued</th>
<th>Contents changed</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.00</td>
<td>2009.10.1</td>
<td>Initial edition</td>
</tr>
</tbody>
</table>