

RL78/G24

Timer RG2 in Phase Counting Mode

Introduction

This application note explains how to utilize the phase counting mode of the RL78/G24's Timer RG2 to detect the phase difference between external input signals coming from the TRGCLKA and TRGCLKB pins. Furthermore, it details the procedure for toggling a port via the effective edge detection on the TRGIDZ pin for TRG counter clearing and the associated counter clear interrupt.

Target Device

RL78/G24

When applying the sample program covered in this application note to another microcomputer, modify the program according to the specifications for the target microcomputer and conduct an extensive evaluation of the modified program.

Contents

| | |
|---|----|
| 1. Specifications | 3 |
| 1.1 Specification overview | 3 |
| 1.2 Operation overview..... | 4 |
| 2. Operation Confirmation Conditions | 6 |
| 3. Hardware Description | 7 |
| 3.1 Example of Hardware Configuration | 7 |
| 3.2 List of used Pins | 7 |
| 4. Software Description..... | 8 |
| 4.1 Smart Configurator Settings | 8 |
| 4.1.1 System Configuration | 8 |
| 4.1.2 Component Configurations..... | 10 |
| 4.2 Folder Structure..... | 12 |
| 4.3 List of Option Byte Settings | 13 |
| 4.4 List of Constants | 13 |
| 4.5 List of Global Variables | 13 |
| 4.6 List of Functions | 13 |
| 4.7 Function Specifications | 14 |
| 4.8 Flowchart | 14 |
| 4.8.1 Main Process..... | 14 |
| 4.8.2 r_Config_TRG_clear_interrupt Function | 15 |
| 5. Sample Code..... | 16 |
| 6. Reference Documents | 16 |
| Revision History | 17 |

1. Specifications

1.1 Specification overview


This application note explains how to detect phase differences in external input signals from the TRGCLKA and TRGCLKB pins and perform counting operations. Additionally, the counter is cleared through the effective edge detection of the TRGIDZ pin, triggering an interrupt, which in turn toggles the P30 pin.

Table 1-1 lists the peripheral functions and their purposes, and Figure 1-1 shows the phase counting mode and the output waveform of the port.

Table 1-1 Peripheral Functions and Their Usage

| Peripheral | Usage |
|------------|--|
| Timer RG2 | Detect the phase difference between the TRGCLKA and TRGCLKB pins. |
| Port | Detection of the clearing interrupt due to a valid edge input on the TRGIDZ pin. |

Figure 1-1 Phase counting mode and the output waveform of the port



1.2 Operation overview

Using Timer RG2 (Phase Counting Mode), the phase difference of external input signals from the TRGCLKA and TRGCLKB pins is detected, and the TRG counter is counted up/down. Also, by detecting a valid edge on the TRGIDZ pin, a clearing interrupt is generated, toggling P30.









The settings for Timer RG2 are shown below:

<Settings>

- Timer RG2 is used in Phase Counting Mode.
- Clearing of the TRG counter is prohibited.
- The method for clearing the TRG counter is set to detect a valid edge on the TRGIDZ pin.
- The input setting for the TRGIDZ pin is configured for a rising edge.
- The initial value of the TRG counter is set to 0000H.
- Conditions for adding/subtracting the TRG count are set.
- Counter interrupt due to TRGZ phase detection is permitted.

Table 1-2 shows the conditions for adding/subtracting the TRG counter.

Table 1-2 The conditions for adding/subtracting the TRG counter

| | | | | | | | | |
|---|---|---|---|---|--|---|---|---|
| TRGCLKB pin |  | H |  | L | H |  | L |  |
| TRGCLKA pin | L |  | H |  |  | L |  | H |
| CNTEN7-CNTEN0 bit of TRGCNTC register | CNTEN7 | CNTEN6 | CNTEN5 | CNTEN4 | CNTEN3 | CNTEN2 | CNTEN1 | CNTEN0 |
| adding/subtracting | +1 | +1 | +1 | +1 | -1 | -1 | -1 | -1 |

The port configuration is outlined below:


<Settings>

- Set P30 to output mode.

Figure 1-2 illustrates the Phase Counting Mode and the operation of the port.

- (1) Start Timer RG2.
- (2) When a rising edge is detected at the TRGIDZ terminal, the TRG counter is cleared to 0000H. Simultaneously, TRGSR1.TRGZCLF becomes 1, triggering a counter clearing interrupt.
- (3) Within the counter clearing interrupt function, TRGSR1.TRGZCLF is cleared to 0.
- (4) Due to the counter clearing interrupt occurrence, P30 toggles.

Figure 1-2 Phase Counting Mode and Port Operation



2. Operation Confirmation Conditions

The sample code described in this application note has been confirmed under the following conditions.

Table 2-1 Operation Confirmation Conditions


| Item | Description |
|--|---|
| MCU used | RL78/G24 (R7F101GLG) |
| Operating frequency | <ul style="list-style-type: none"> High-Speed On-Chip Oscillator Clock (fHOCO): 8MHz PLL Oscillator Circuit Output (fPLL): 96MHz CPU/Peripheral Hardware Clock (fCLK): 48MHz |
| Operating voltage | <ul style="list-style-type: none"> 3.3V (Can operate between 2.7V to 5.5V) LVD0 Operation (VLVD0): Reset Mode Rising edge = 2.97V Falling edge = 2.91V |
| Integrated development environment (CS+) | CS+ for CC V8.10.00 Manufactured by Renesas Electronics |
| C compiler (CS+) | CC-RL V1.12.01 Manufactured by Renesas Electronics |
| Integrated development environment (e ² studio) | e ² studio 2023-07 (23.7.0) Manufactured by Renesas Electronics |
| C compiler (e ² studio) | CC-RL V1.12.00 Manufactured by Renesas Electronics |
| Integrated development Environment (IAR) | IAR Embedded Workbench for Renesas RL78 V4.21.1 Manufactured by IAR Systems |
| C compiler (IAR) | |
| Smart Configurator | V.1.7.0 |
| Board Support Package (r_bsp) | V.1.60 |
| Emulator | CS+, e ² studio: COM port IAR: E2 Emulator Lite |
| Board used | RL78/G24 Fast Prototyping Board (RTK7RLG240C00000BJ) |

3. Hardware Description

3.1 Example of Hardware Configuration

Figure 3-1 shows the hardware configuration example used in the sample code for this application.

Figure 3-1 Example of Hardware Configuration



Note 1. This simplified circuit diagram was created to show an overview of connections only. When actually designing your circuit, make sure the design includes appropriate pin handling and meets electrical characteristic requirements (connect each input-only port to VDD or VSS through a resistor).

Note 2. Connect any pins whose name begins with EVSS to VSS, and any pins whose name begins with EVDD to VDD, respectively.

Note 3. VDD must not be lower than the reset release voltage (VLVD0) that is specified for the LVD0.

3.2 List of used Pins

Table 3-1 shows the pins used and their functions.

Table 3-1 Pins Used and Their Functions

| Pin name | I/O | Function |
|-------------|--------|---------------------------------|
| P00/TRGCLKA | Input | External Signal Input (Phase A) |
| P01/TRGCLKB | Input | External Signal Input (Phase B) |
| P120/TRGIDZ | Input | External Signal Input (Phase Z) |
| P30 | Output | Toggled output |

Caution: In this application note, only the used pins are processed. When actually designing your circuit, make sure the design includes sufficient pin processing and meets electrical characteristic requirements.

4. Software Description

4.1 Smart Configurator Settings

This section presents the settings of the Smart Configurator used in this sample program. The items and settings in each table for the Smart Configurator are described as they appear in the configuration screen.

4.1.1 System Configuration

The system configuration used in this sample program are shown below.

Note that the system settings used in this sample program are the same for the integrated development environments e2 studio and CS+, but different for IAR. Please adjust the settings appropriately according to the environment you are using.

Firstly, Figure 4-1 shows the system configuration used in this sample program (for e2 studio and CS+).

If you are conducting a COM port debug on the RL78/G24 Fast Prototyping Board (RTK7RLG240C00000BJ), it is necessary to set the integrated development environments (e2 studio and CS+) appropriately. For details, please refer to the "RL78/G24 Fast Prototyping Board User's Manual (R20UT5091)", specifically "7.1 Using COM Port Debugging with the e² studio" and "7.2 Using COM Port Debugging in CS+".

Figure 4-1 System Configuration (e² studio, CS+)

The screenshot shows the 'System configuration' window with the following settings:

- On-chip debug setting**
 - On-chip debug operation setting: ☐ Unused, ☐ Use emulator, ☒ COM Port
 - Emulator setting: ☐ E2, ☒ E2 Lite
 - Pseudo-RRM/DMM function setting: ☐ Unused, ☒ Used
 - Start/Stop function setting: ☒ Unused, ☐ Used
 - Monitoring point function setting: ☒ Unused, ☐ Used
 - Trace function setting: ☐ Unused, ☒ Used
- Security ID setting**
 - ☒ Use security ID
 - Security ID: 0x000000000000000000000000
- Security ID authentication failure setting**
 - ☒ Do not erase flash memory data
 - ☐ Erase flash memory data

Two blue boxes labeled 'Check' point to the 'COM Port' radio button and the 'Do not erase flash memory data' radio button.

Figure 4-2 shows the system configurations used in this sample program for IAR.

Figure 4-2 System Configurations (IAR)

The screenshot displays the 'System configuration' window for IAR. The 'On-chip debug setting' section is expanded, showing the following configurations:

- On-chip debug operation setting:** ☒ Use emulator, ☐ COM Port
- Emulator setting:** ☒ E2 Lite, ☐ E2
- Pseudo-RRM/DMM function setting:** ☒ Used, ☐ Unused
- Start/Stop function setting:** ☒ Unused, ☐ Used
- Monitoring point function setting:** ☒ Unused, ☐ Used
- Trace function setting:** ☐ Unused, ☒ Used
- Security ID setting:** ☒ Use security ID
- Security ID:** 0x00000000000000000000
- Security ID authentication failure setting:** ☒ Do not erase flash memory data, ☐ Erase flash memory data

Annotations in the image include blue boxes and arrows pointing to the 'Use emulator' and 'E2 Lite' radio buttons, the 'Do not erase flash memory data' radio button, and the 'Check' label, which appears twice.

4.1.2 Component Configurations

This section presents the component configurations used in this sample program.

Table 4-1 Component Configurations (Timer RG2)

| Item | Content |
|--------------------|---------------------|
| Component | Phase Counting Mode |
| Configuration Name | Config_TRG |
| Resource | TRG |

Figure 4-3 Configuration of Timer RG2

The screenshot shows the configuration interface for Timer RG2. Key settings and annotations are as follows:

- TRG counter clearing setting:**
 - Counter clearing source: Clearing disabled
 - Counter clearing method: Detection of an active edge on the TRGIDZ pin
 - TRGGRC match TRG counter clearing select: The counter is not cleared
 - TRGGRD match TRG counter clearing select: The counter is not cleared
- TRG counter setting:**
 - Initial count: 0
- Compare value setting:**
 - TRGGRA: 100
 - TRGGRB: 100
 - TRGGRC: 100
 - Enable TRGGRC reload function: ☐
 - TRGGRD: 100
- Input setting:**
 - TRGIOA pin: Rising edge
 - TRGIOB pin: Rising edge
 - TRGIDZ pin: Rising edge
- TRGCLKA/TRGCLKB/TRGIDZ clearing conditions setting:**
 - TRGCLKA clearing condition: Low level of the TRGCLKA pin
 - TRGCLKB clearing condition: Low level of the TRGCLKB pin
 - TRGIDZ clearing condition: Low level of the TRGIDZ pin
- Count direction setting:**
 - Checkboxes: ☒ CNTEN0, ☒ CNTEN1, ☒ CNTEN2, ☒ CNTEN3, ☒ CNTEN4, ☒ CNTEN5, ☒ CNTEN6, ☒ CNTEN7
 - Annotation: "Check all" points to the checked checkboxes.
- TRGCLKB/High/Low/High/Low/High/Low/High table:**

| TRGCLKB | High | Low | High | Low | High | Low | High |
|-----------------------|--------|--------|--------|--------|--------|--------|--------|
| TRGCLKA | Low | High | Low | High | Low | High | Low |
| Bits CNTEN7 to CNTEN0 | CNTEN7 | CNTEN6 | CNTEN5 | CNTEN4 | CNTEN3 | CNTEN2 | CNTEN1 |
| Value | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| Count Direction | - | +1 | - | +1 | - | +1 | - |
- TRGPMC counter setting:**
 - Enable TRGPMC counting: ☐
 - Clock source: fCLK
- Interrupt setting:**
 - ☒ Enable TRGGRA compare match/input capture interrupt
 - ☒ Enable TRGGRB compare match/input capture interrupt
 - ☒ Enable TRGGRC compare match interrupt
 - ☒ Enable TRGGRD compare match interrupt
 - ☐ Enable TRG overflow interrupt
 - ☐ Enable TRG underflow interrupt
 - Annotation: "Uncheck" points to the unchecked TRG overflow and underflow interrupts.
 - INTTRG priority: Level 3 (low)
 - ☒ Enable Z-signal detection counter clearing interrupt
 - Annotation: "Check" points to the checked Z-signal detection interrupt.
 - INTGCR priority: Level 3 (low)
 - INTPMC priority: Level 3 (low)

Table 4-2 Component Configurations (PORT)

| Item | Content |
|--------------------|-------------|
| Component | PORT |
| Configuration Name | Config_PORT |
| Resource | PORT |

Figure 4-4 Configuration of PORT

The figure displays two screenshots of the configuration interface for the PORT component.

Top Screenshot: The 'Configure' window shows 'Port selection' set to 'PORT3'. A list of ports (PORT0 through PORT14) is shown with checkboxes. PORT3 is checked. A blue box labeled 'Check' points to the checked checkbox for PORT3.

Bottom Screenshot: The 'Configure' window shows 'Port selection' set to 'PORT3'. Below the selection, there is a warning message: "Input buffer OFF" is effective when the pin is used for a port function or an alternative function, or the pin is not used. Please make sure that other peripherals are not using the alternative input function before selecting "Input buffer OFF". Below this, there are settings for 'Apply to all' (Unused, In, Out, Pull-up, TTL buffer, Input buffer OFF, N-ch, Output 1). For P30, the 'Out' mode is selected. A blue box labeled 'Check' points to the selected 'Out' mode for P30.

4.2 Folder Structure

Table 4-2 shows the structure of the source files/header files used in the sample code. Note that files automatically generated by the integrated development environment and files from the BSP environment are excluded.

Table 4-3 Folder Structure

| Folder/File Name | Description | Generated by Smart Configurator |
|--|--|---------------------------------|
| \r01an6786_trg2_phase_counting<DIR> ^{NOTE2} | Sample code folder | |
| \src<DIR> | Program storage folder | |
| main.c | Sample code source file | |
| \smc_gen<DIR> | Smart configurator generated folder | √ |
| \Config_PORT<DIR> | PORT program storage folder | √ |
| Config_PORT.c | PORT source file | √ |
| Config_PORT.h | PORT header file | √ |
| Config_PORT_user.c | PORT interrupt source file | √ ^{NOTE 1} |
| \Config_TRG<DIR> | TRG program storage folder | √ |
| Config_TRG.c | TRG source file | √ |
| Config_TRG.h | TRG header file | √ |
| Config_TRG_user.c | TRG interrupt source file | √ |
| ¥general<DIR> | Initialization and common program storage folder | √ |
| ¥r_bsp<DIR> | BSP program storage folder | √ |
| ¥r_config<DIR> | Program storage folder | √ |

Note: "<DIR>" indicates a directory.

Note 1: Not used in the sample code.

Note 2: The sample code for IAR contains the r01an6786_trg2_phase_counting.ipcf file.

For details on the .ipcf file, please refer to "RL78 Smart Configurator User's Guide: IAR" (R20AN0581).

4.3 List of Option Byte Settings

Figure 4-3 shows the option byte settings.

Table 4-4 Option Byte Settings

| Address | Setting Value | Description |
|---------------|------------------|---|
| 000C0H/040C0H | 1110 1111B (EFH) | Watchdog Timer stopped operation (Count stops after reset release) |
| 000C1H/040C1H | 1111 1011B (FBH) | LVD0 reset mode. Detection voltage: Rising 2.97V / Falling 2.91V |
| 000C2H/040C2H | 1110 1010B (EAH) | Flash operation mode: High-speed main mode. High-speed on-chip oscillator frequency: 8MHz |
| 000C3H/040C3H | 1000 0101B (85H) | On-chip debug operation allowed |

4.4 List of Constants

Constant is not used in the sample code.

4.5 List of Global Variables

Table 4-4 shows the variables used in the sample code.

Table 4-5 Variables used in the sample code

| Type | Variable Name | Contents | Function that uses the variable |
|---------|----------------|---|---------------------------------|
| uint8_t | g_trgsr1_dummy | Dummy variable for the TRGSR1 register. | r_Config_TRG_clear_interrupt |

4.6 List of Functions

Table 4-5 lists the functions used in the sample code. However, functions generated by the Smart Configurator that have not been modified are excluded.

Table 4-6 List of Functions

| Function Name | Description | Source File |
|------------------------------|------------------------|-------------------|
| main | Main Process | main.c |
| r_Config_TRG_clear_interrupt | Port toggle processing | Config_TRG_user.c |

4.7 Function Specifications

The function specifications of the sample code are presented.

[Function Name] main

| | |
|---------------------|-----------------------------------|
| Outline | Main process |
| Header | r_smc_entry.h |
| Declaration | void main (void); |
| Explanation | Start the operation of Timer RG2. |
| Arguments | - |
| Return value | - |
| Remarks | - |

[Function Name] R_Config_TRG_clear_interrupt


| | |
|---------------------|---|
| Outline | Port toggle process |
| Header | Config_TRG.h |
| Declaration | static void __near r_Config_TRG_clear_interrupt (void); |
| Explanation | Port toggle process |
| Arguments | - |
| Return value | - |
| Remarks | - |

4.8 Flowchart

4.8.1 Main Process

Figure 4-4 shows the flowchart for the main process.


Figure 4-5 Main Process



4.8.2 r_Config_TRG_clear_interrupt Function

Figure 4-5 shows the flowchart for r_Config_TRG_clear_interrupt function.

Figure 4-6 r_Config_TRG_clear_interrupt Function



5. Sample Code

Sample code can be downloaded from the Renesas Electronics website.

6. Reference Documents

RL78/G24 User's Manual: Hardware (R01UH0961)

RL78 family User's Manual: Software (R01US0015)

RL78/G24 Fast Prototyping Board User's Manual (R20UT5091)

RL78 Smart Configurator User's Guide: CS+ (R20AN0580)

RL78 Smart Configurator User's Guide: e2 studio (R20AN0579)

RL78 Smart Configurator User's Guide: IAR (R20AN0581)

(The latest version can be downloaded from the Renesas Electronics website.)

Technical Update/Technical News

(The latest version can be downloaded from the Renesas Electronics website.)

Website and Support

Renesas Electronics Website

<http://www.renesas.com/>

Inquiries

<http://www.renesas.com/contact/>

Revision History

| Rev. | Date | Description | |
|------|-----------|-------------|---------------|
| | | Page | Summary |
| 1.00 | Sep.07.23 | - | First Edition |
| | | | |

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity.

Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/.