RL78/G23

Transferring A/D Conversion Result Using the DTC

Introduction

This application note describes how to store A/D conversion results of multiple channels in the on-chip RAM using the RL78/G23 DTC and A/D converter (hardware trigger wait mode, select mode, and sequential conversion mode).

Target Device

RL78/G23

When applying the sample program covered in this application note to another microcomputer, modify the program according to the specifications for the target microcomputer and conduct an extensive evaluation of the modified program.
## Contents

1. Specifications .......................................................................................................................... 3  
1.1 Overview of Specifications ...................................................................................................................... 3  
1.2 Outline of Operation .......................................................................................................................... 6  

2. Operation Confirmation Conditions .......................................................................................... 9  

3. Hardware Descriptions ............................................................................................................. 10  
3.1 Example of Hardware Configuration .......................................................................................... 10  
3.2 List of Pins to be Used ..................................................................................................................... 10  

4. Software Explanation ............................................................................................................. 11  
4.1 Setting of Option Byte ..................................................................................................................... 11  
4.2 List of Constants ............................................................................................................................ 11  
4.3 List of Variables ............................................................................................................................ 11  
4.4 List of Functions ............................................................................................................................ 12  
4.5 Specification of Functions ............................................................................................................. 12  
4.6 Flowcharts .................................................................................................................................... 13  
4.6.1 Main Processing .......................................................................................................................... 13  
4.6.2 User-Specified DTC Initialization Processing ............................................................................. 14  

5. Sample code.......................................................................................................................... 15  

6. Reference Documents ............................................................................................................ 15  

Revision History ............................................................................................................................ 16
1. Specifications

1.1 Overview of Specifications

In this application note, the analog input channels of pins P22/ANI2 to P156/ANI7 and P03/ANI16 to P120/ANI19 are converted to digital data, and then A/D conversion results are stored in the on-chip RAM using the DTC.

Table 1-1 lists peripheral functions to be used and their use. Figure 1-1 and Figure 1-2 show the outline of A/D conversion result transfer using the DTC.

Table 1-1 Peripheral Function and Use

<table>
<thead>
<tr>
<th>Peripheral Function</th>
<th>Use</th>
</tr>
</thead>
<tbody>
<tr>
<td>A/D converter</td>
<td>Converts the analog signal input levels of pins P22/ANI2 to P27/ANI7 and P03/ANI16 to P120/ANI19.</td>
</tr>
<tr>
<td>Data transfer controller (DTC)</td>
<td>Transfers A/D conversion results to the on-chip RAM and the ADS register set value from the on-chip RAM.</td>
</tr>
<tr>
<td>Realtime clock</td>
<td>Uses the realtime clock interrupt signal (INTRTC) as a hardware trigger.</td>
</tr>
</tbody>
</table>
Figure 1-1 Outline of A/D Conversion Result Transfer Using DTC (Block Diagram)

- Realtime Clock Fixed-cycle interrupt
- A/D converter
- Start A/D conversion
- ANI2 A/D conversion
  - ANI2 A/D conversion
  - ADS register rewrite
- ANI3 A/D conversion
  - ANI3 A/D conversion
  - ADS register rewrite
- ANI4 A/D conversion
  - ANI4 A/D conversion
- ANI19 A/D conversion
  - ANI19 A/D conversion
  - ADS register rewrite
- ADM0 register rewrite (ADCS=1)
- Stop A/D conversion
  - Start A/D conversion
- A/D converter
- Chain transfer (1st)
  - Control data 0
    - A/DCR register value transferred to RAM area (0xFE500)
- DTC (Repeat mode, Chain transfers)
  - Control data 1
    - RAM area (0xFE502) value transferred to RAM area (0xFE502)
  - Chain transfer (2nd)
    - Control data 0
      - A/DCR register value transferred to RAM area (0xFE500)
    - Control data 1
      - RAM area (0xFE502) value transferred to ADS register
    - Control data 2
      - RAM area (0xFE501) value transferred to ADM0 register
  - Chain transfer (10th)
    - Control data 0
      - A/DCR register value transferred to RAM area (0xFE512)
    - Control data 1
      - RAM area (0xFE511) value transferred to ADS register
    - Control data 2
      - RAM area (0xFE510) value transferred to ADM0 register

- RAM area
  - RAM area (0xFE500) value transferred to RAM area (0xFE600)
  - RAM area (0xFE502) value transferred to RAM area (0xFE602)
  - RAM area (0xFE501) value transferred to RAM area (0xFE601)
  - RAM area (0xFE512) value transferred to RAM area (0xFE602)
  - RAM area (0xFE511) value transferred to RAM area (0xFE601)
  - RAM area (0xFE510) value transferred to RAM area (0xFE600)
  - RAM area (0xFE600) value transferred to ADS register
  - RAM area (0xFE601) value transferred to ADS register
  - RAM area (0xFE602) value transferred to ADS register
  - RAM area (0xFE603) value transferred to ADS register
  - RAM area (0xFE700) value transferred to ADM0 register
  - RAM area (0xFE701) value transferred to ADM0 register
  - RAM area (0xFE702) value transferred to ADM0 register
  - RAM area (0xFE703) value transferred to ADM0 register
  - RAM area (0xFE704) value transferred to ADM0 register
  - RAM area (0xFE705) value transferred to ADM0 register
  - RAM area (0xFE706) value transferred to ADM0 register
  - RAM area (0xFE707) value transferred to ADM0 register
  - RAM area (0xFE708) value transferred to ADM0 register
  - RAM area (0xFE709) value transferred to ADM0 register
Figure 1-2  Outline of A/D Conversion Result Transfer Using DTC (Timing Chart)

<table>
<thead>
<tr>
<th></th>
<th>ANI2</th>
<th>ANI3</th>
<th>ANI18</th>
<th>ANI19</th>
<th>ANI2</th>
</tr>
</thead>
<tbody>
<tr>
<td>A/D conversion</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Status</td>
<td>Stop</td>
<td>A/D conversion</td>
<td>A/D conversion</td>
<td>A/D conversion</td>
<td>Stop</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADCR</td>
<td>Undefined</td>
<td>ANI2 conversion results</td>
<td>ANI3 conversion results</td>
<td>ANI18 conversion results</td>
<td>ANI19 conversion results</td>
</tr>
<tr>
<td>INTAD</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DTCEN</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DTC status</td>
<td>Stop</td>
<td>Waiting for activation source</td>
<td>Transfer data</td>
<td>Waiting for activation source</td>
<td>Transfer data</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DTDAR0</td>
<td>ANI2 conversion result</td>
<td>ANI3 conversion result</td>
<td>ANI18 conversion result</td>
<td>ANI19 conversion result</td>
<td>ANI0 conversion result</td>
</tr>
<tr>
<td></td>
<td>storage destination address</td>
<td>storage destination address</td>
<td>storage destination address</td>
<td>storage destination address</td>
<td>storage destination address</td>
</tr>
<tr>
<td>DTSAR1</td>
<td>ADS set value (ANI0)</td>
<td>ADS set value (ANI4)</td>
<td>ADS set value (ANI18)</td>
<td>ADS set value (ANI19)</td>
<td>ADS set value (ANI3)</td>
</tr>
<tr>
<td></td>
<td>storage source address</td>
<td>storage source address</td>
<td>storage source address</td>
<td>storage source address</td>
<td>storage source address</td>
</tr>
<tr>
<td>DTSAR2</td>
<td>ADM0 set value (ADCS=1)</td>
<td>ADM0 set value (ADCS=1)</td>
<td>ADM0 set value (ADCS=1)</td>
<td>ADM0 set value (ADCS=1)</td>
<td>ADM0 set value (ADCS=1)</td>
</tr>
<tr>
<td></td>
<td>storage source address</td>
<td>storage source address</td>
<td>storage source address</td>
<td>storage source address</td>
<td>storage source address</td>
</tr>
<tr>
<td>DTCCT0</td>
<td>10</td>
<td>9</td>
<td>2</td>
<td>1</td>
<td>10</td>
</tr>
</tbody>
</table>
### 1.2 Outline of Operation

In this sample code, the analog voltages that are input to pins ANI2 to ANI7 and ANI16 to ANI19 are converted to digital data using the A/D converter (hardware trigger wait mode, select mode, and sequential conversion mode). Each A/D conversion result is stored in the on-chip RAM (0xFE500 to 0xFE512) using the DTC.

A/D conversion starts at fixed-cycle interrupts of the realtime clock that occur in HALT mode. The DTC is activated by an A/D conversion end interrupt, and then transfers the A/D conversion result to the on-chip RAM. Furthermore, the DTC transfers the ADS and ADM0 register set values (required for A/D conversion of the next analog input channel) from the on-chip RAM to each register using the DTC’s chain transfer. Through repetition of these operations, A/D conversion results of multiple channels are stored in the on-chip RAM. During the last DTC transfer, the ADCS bit in the ADM0 register is cleared to 0 to place the A/D converter in the standby state.

When a fixed-cycle interrupt of the realtime clock occurs again, these operations are repeated.

1. **Initialize the realtime clock (RTC)**
   - **<Setting conditions>**
     - Select the Low-speed on-chip oscillator clock ($f_{Ic}=32.768kHz$) at the RTC operation clock.
     - Disable RTC1Hz pin output.
     - Enable fixed-cycle interrupt and set their cycle time to 1.0 minute.
     - Enable INTRTC interrupts.

2. **Make initial settings for the A/D converter.**
   - **<Setting conditions>**
     - Select 12-bit resolution for A/D conversion.
     - Select VDD as the (+) side reference voltage of the A/D converter, and VSS as the (-) side reference voltage.
     - Select hardware trigger wait mode, select mode, sequential conversion mode, standard 1, and conversion clock $f_{CLK}$/32.
     - Specify the P22/ANI2 pin as an analog input channel.
     - Specify the realtime clock interrupt signal (INTRTC) as a hardware trigger.
     - Set the conversion result comparison upper-limit value setting register to FFH, and the conversion result comparison lower-limit value setting register to 00H.
     - Select 4 MHz or more as the clock $f_{CLK}$ input frequency.
     - Enable A/D conversion end interrupts (INTAD).

3. **Make initial settings for DTCCR0 for data transfer from the ADCR register to the on-chip RAM area.**
   - **<Setting conditions>**
     - Specify A/D conversion completion (source number 10) as a DTC activation source.
     - Set the data transfer size to 16 bits, and the block size to 2 bytes.
     - Set the number of data transfers and the reload value to 10 (number of ANI pins).
     - Use chain transfer.
     - For repeat mode, set transfer destination to repeat area and specify fixed transfer source address control.
     - Specify the 12-bit/10-bit A/D conversion result register (ADCR) for source address.
     - Specify the on-chip RAM area for destination address.
     - Enable repeat mode interrupts.
(4) Make initial settings for DTCCR1 for data transfer from the on-chip RAM area to the ADS register.

<Setting conditions>
- Set the data transfer size to 8 bits, and the block size to 1 byte.
- Set the number of data transfers and the reload value to 10 (number of A/D conversions).
- Use chain transfer.
- For repeat mode, set transfer source to repeat area and specify fixed transfer destination address control.
- Specify the on-chip RAM area for source address. In this area, arrange ADS register set values consecutively for ANI3 to ANI19 in advance. However, specify ANI2 for the final data (to restart A/D conversion from the ANI2 pin).
- Specify the ADS register for destination address.
- Disable repeat mode interrupts.

(5) Make initial settings for DTCCR2 for data transfer from the on-chip RAM area to the ADM0 register.

<Setting conditions>
- Set the data transfer size to 8 bits, and the block size to 1 byte.
- Set the number of data transfers and the reload value to 10 (number of A/D conversions).
- Disable chain transfer.
- For repeat mode, set transfer source to repeat area and specify fixed transfer destination address control.
- Specify the on-chip RAM area for source address. In this area, arrange ADM0 register set values in advance. First nine set values are ADCS = 1 and the last one is ADCS = 0 (to place the A/D converter in the standby state).
- Specify the ADM0 register for destination address.
- Disable repeat mode interrupts.

(6) Set the ADCE bit in the ADM0 register to 1 (to enable the A/D voltage comparator) to enter the hardware trigger standby state.

(7) Set the DTCEN15 bit in the DTCEN1 register to 1 to activate the DTC at an A/D conversion end interrupt.

(8) Execute the HALT instruction to enter HALT mode.

(9) When a fixed-cycle interrupt of the realtime clock occurs, the ADCS bit in the ADM0 register is set to 1 and A/D conversion starts.

(10) Upon completion of the A/D conversion, the A/D conversion result is stored in the ADCR register and an A/D conversion end interrupt occurs.

(11) The DTC is activated by an A/D conversion end interrupt and the control data in DTCCR0 is read. The A/D conversion result is read from the ADCR register, and is then transferred to the on-chip RAM. After the DTC transfer, the destination address is incremented.

(12) The control data in DTCCR1 is read by chain transfer. Set values stored in the on-chip RAM are transferred to the ADS register. After the transfer, the source address is incremented.

(13) The control data in DTCCR2 is read by chain transfer. Set values stored in the on-chip RAM are transferred to the ADM0 register. After the transfer, the source address is incremented.

(14) Steps (11) to (14) are repeated until the A/D conversion of the analog voltage input to the ANI19 pin finishes. In the last chain transfer, specify ANI2 as an analog input channel and set ADCS to 0 to place the A/D converter in the conversion standby state.
(15) In the interrupt processing after the DTC transfer finishes, reset the HALT mode to return to the processing in step (6).

Table 1-2 shows RAM area information of data used in the DTC.

Table 1-2  RAM Area for Data Used in the DTC

<table>
<thead>
<tr>
<th>Item</th>
<th>Start Address</th>
<th>Data Size [Byte]</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DTC vector table</td>
<td>0xFFD00</td>
<td>40</td>
<td>DTC interrupt source setting table Control data 0 is used at an A/D conversion end interrupt</td>
</tr>
<tr>
<td>Control data 0</td>
<td>0xFFD40</td>
<td>8</td>
<td>Control data to transfer the ADCR register value to the RAM area</td>
</tr>
<tr>
<td>Control data 1</td>
<td>0xFFD48</td>
<td>8</td>
<td>Control data to transfer the RAM area value to the ADS register</td>
</tr>
<tr>
<td>Control data 2</td>
<td>0xFFD50</td>
<td>8</td>
<td>Control data to transfer the RAM area value to the ADM0 register</td>
</tr>
<tr>
<td>Control data 0 transfer destination area</td>
<td>0xFE500</td>
<td>20</td>
<td>ADCR register value storage area</td>
</tr>
<tr>
<td>Control data 1 transfer source area</td>
<td>0xFE600</td>
<td>10</td>
<td>ADS register set value storage area</td>
</tr>
<tr>
<td>Control data 2 transfer source area</td>
<td>0xFE700</td>
<td>10</td>
<td>ADM0 register set value storage area</td>
</tr>
</tbody>
</table>
2. Operation Confirmation Conditions

Operation of the sample code in this application note is confirmed with the conditions shown in Table 2-1.

Table 2-1 Operation Confirmation Conditions

<table>
<thead>
<tr>
<th>Item</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MCU used</td>
<td>RL78/G23 (R7F100GLG)</td>
</tr>
<tr>
<td>Board used</td>
<td>RL78/G23-64p Fast Prototyping Board (RTK7RLG230CLG000BJ)</td>
</tr>
<tr>
<td>Operating frequency</td>
<td>• High-speed on-chip oscillator clock (f_H): 32 MHz</td>
</tr>
<tr>
<td></td>
<td>• Low-speed on-chip oscillator clock (f_L): 32.768 kHz</td>
</tr>
<tr>
<td>Operating voltage</td>
<td>5.0 V (can be operated at 2.0 V to 5.5 V)</td>
</tr>
<tr>
<td></td>
<td>LVD0 operations (V_LVD0): Reset mode</td>
</tr>
<tr>
<td></td>
<td>At rising edge TYP. 1.90 V (1.84 V to 1.95 V)</td>
</tr>
<tr>
<td></td>
<td>At falling edge TYP. 1.86 V (1.80 V to 1.91 V)</td>
</tr>
<tr>
<td>Integrated development</td>
<td>CS+ for CC E8.05.00 from Renesas Electronics Corp.</td>
</tr>
<tr>
<td>environment (CS+)</td>
<td></td>
</tr>
<tr>
<td>C compiler (CS+)</td>
<td>CC-RL V1.10.00 from Renesas Electronics Corp.</td>
</tr>
<tr>
<td>Integrated development</td>
<td>e2studio V2021-04 (21.4.0) from Renesas Electronics Corp.</td>
</tr>
<tr>
<td>environment (e2studio)</td>
<td></td>
</tr>
<tr>
<td>C compiler (e2studio)</td>
<td>CC-RL V1.10.00 from Renesas Electronics Corp.</td>
</tr>
<tr>
<td>Integrated development</td>
<td>IAR Embedded Workbench for Renesas RL78 V4.21.1 from IAR Systems Corp.</td>
</tr>
<tr>
<td>environment (IAR)</td>
<td></td>
</tr>
<tr>
<td>C compiler (IAR)</td>
<td>IAR C/C++ Compiler for Renesas RL78 V4.21.1.2260 from IAR Systems Corp.</td>
</tr>
<tr>
<td>Smart configurator (SC)</td>
<td>V1.0.1 from Renesas Electronics Corp.</td>
</tr>
<tr>
<td>Board support package</td>
<td>V1.00 from Renesas Electronics Corp.</td>
</tr>
<tr>
<td>(BSP)</td>
<td></td>
</tr>
</tbody>
</table>
3. Hardware Descriptions

3.1 Example of Hardware Configuration

Figure 3-1 shows an example of the hardware configuration used in the application note.

![Figure 3-1 Hardware Configuration](image)

Note 1. This schematic circuit diagram is simplified to show the outline of connections. When creating actual circuits, design them using appropriate pin processing so that the circuits meet electrical characteristics. (Connect input-only ports to VDD or VSS individually through a resistor.)

Note 2. Connect pins (with a name beginning with EVSS), if any, to VSS, and connect pins (with a name beginning with EVDD), if any, to VDD.

Note 3. Set VDD to a voltage not less than the reset release voltage (V_{LVD0}) set by the LVD0.

3.2 List of Pins to be Used

Table 3-1 lists the pins to be used and their functions.

<table>
<thead>
<tr>
<th>Pin name</th>
<th>I/O</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>P22 / ANI2, P23 / ANI3, P24 / ANI4, P25 / ANI5, P26 / ANI6, P27 / ANI7, P03 / ANI16, P02 / ANI17, P147 / ANI18, P120 / ANI19</td>
<td>Input</td>
<td>A/D converter analog input port</td>
</tr>
</tbody>
</table>

Caution   In this application note, only the used pins are processed. When actually designing your circuit, make sure the design includes sufficient pin processing and meets electrical characteristic requirements.
4. Software Explanation

4.1 Setting of Option Byte

Table 4-1 shows the option byte settings.

<table>
<thead>
<tr>
<th>Address</th>
<th>Setting Value</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>000C0H/ 040C0H</td>
<td>11101111B</td>
<td>Disables the watchdog timer. (Counting stopped after reset)</td>
</tr>
<tr>
<td>000C1H / 040C1H</td>
<td>11111110B</td>
<td>LVD0 detection voltage: reset mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td>At rising edge TYP. 1.90 V (1.84 V to 1.95 V)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>At falling edge TYP. 1.86 V (1.80 V to 1.91 V)</td>
</tr>
<tr>
<td>000C2H / 040C2H</td>
<td>11101000B</td>
<td>HS mode,</td>
</tr>
<tr>
<td></td>
<td></td>
<td>High-speed on-chip oscillator clock (fIin): 32 MHz</td>
</tr>
<tr>
<td>000C3H / 040C3H</td>
<td>10000100B</td>
<td>Enables on-chip debugging</td>
</tr>
</tbody>
</table>

4.2 List of Constants

Table 4-2 lists the constants that are used in the sample code.

<table>
<thead>
<tr>
<th>Constant Name</th>
<th>Setting Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DTC_BASE_ADDR</td>
<td>0x0FFD00</td>
<td>Base address of DTC control data</td>
</tr>
</tbody>
</table>

4.3 List of Variables

Table 4-3 lists global variables.

<table>
<thead>
<tr>
<th>Type</th>
<th>Variable Name</th>
<th>Description</th>
<th>Function Used</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint16_t</td>
<td>dtcd0_dst[10]</td>
<td>RAM area to be the DTC control data 0 transfer destination</td>
<td>r_Config_DTC_Create_UserInit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(Address: 0xFE500)</td>
<td></td>
</tr>
<tr>
<td>uint8_t</td>
<td>dtcd1_src[10]</td>
<td>RAM area to be the DTC control data 1 transfer source</td>
<td>r_Config_DTC_Create_UserInit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(Address: 0xFE600)</td>
<td></td>
</tr>
<tr>
<td>uint8_t</td>
<td>dtcd2_src[10]</td>
<td>RAM area to be the DTC control data 2 transfer source</td>
<td>r_Config_DTC_Create_UserInit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(Address: 0xFE700)</td>
<td></td>
</tr>
</tbody>
</table>
4.4 List of Functions

Table 4-4 shows a list of functions.

<table>
<thead>
<tr>
<th>Function Name</th>
<th>Outline</th>
</tr>
</thead>
<tbody>
<tr>
<td>R_Config_DTC_Create_UserInit</td>
<td>User-specified DTC initialization processing</td>
</tr>
</tbody>
</table>

4.5 Specification of Functions

The function specifications of the sample code are shown below.

```c
R_DTC_Create_UserInit

Outline: User-specified DTC initialization processing

Header: Config_DTC.h

Declaration: void R_Config_DTC_Create_UserInit (void);

Description: Performs the user-specified processing for initialization required before starting the DTC.

Argument: None

Return Value: None
```
4.6 Flowcharts

4.6.1 Main Processing

Figure 4-1 shows the flowchart of the main processing.

Figure 4-1 Main Processing

```
main()

Enable interrupt
IE ← 1

Start the realtime clock
R_Config_RTC_Start()

Set interrupt mask because HALT mode is not canceled
by the INTRTC signal.
RTCMK ← 1

Enable the A/D converter comparator.
R_Config_ADC_Set_OperationOn()

Start the A/D converter.
R_Config_ADC_Start()

Start the DTC.
R_DTCD0_Start()

HALT
```
4.6.2 User-Specified DTC Initialization Processing

Figure 4-2 shows the flowchart of the user-specified DTC initialization processing.

Figure 4-2  User-Specified DTC Initialization Processing

```
R_Config_DTC_UserInit()

Initialize dtcd0_dst to all 0.

Store the ADS register set value in dtcd1_src:

- dtcd1_src[0] ← 0x03
- dtcd1_src[1] ← 0x04
- dtcd1_src[2] ← 0x05
- dtcd1_src[3] ← 0x06
- dtcd1_src[4] ← 0x07
- dtcd1_src[5] ← 0x10
- dtcd1_src[6] ← 0x11
- dtcd1_src[7] ← 0x12
- dtcd1_src[8] ← 0x13
- dtcd1_src[9] ← 0x02

Store the ADM0 register set value in dtcd2_src:

- dtcd2_src[0] ← 0x81
- dtcd2_src[1] ← 0x81
- dtcd2_src[2] ← 0x81
- dtcd2_src[3] ← 0x81
- dtcd2_src[4] ← 0x81
- dtcd2_src[5] ← 0x81
- dtcd2_src[6] ← 0x81
- dtcd2_src[7] ← 0x81
- dtcd2_src[8] ← 0x81
- dtcd2_src[9] ← 0x01

Return
```
5. Sample code

Sample code can be downloaded from the Renesas Electronics website.

6. Reference Documents

RL78/G23 User's Manual: Hardware (R01UH0896)
RL78 family user's manual software (R01US0015)
The latest versions can be downloaded from the Renesas Electronics website.

Technical update
The latest versions can be downloaded from the Renesas Electronics website.

All trademarks and registered trademarks are the property of their respective owners.
## Revision History

<table>
<thead>
<tr>
<th>Rev.</th>
<th>Date</th>
<th>Page</th>
<th>Description</th>
<th>Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.00</td>
<td>2021.04.13</td>
<td>—</td>
<td>First Edition</td>
<td></td>
</tr>
<tr>
<td>1.01</td>
<td>2021.07.12</td>
<td>9</td>
<td>Updated the Operation Confirmation Conditions</td>
<td></td>
</tr>
</tbody>
</table>
General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)
   A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on
   The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state
   Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins
   Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals
   After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin
   Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between \( V_{IL} \) (Max.) and \( V_{IH} \) (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between \( V_{IL} \) (Max.) and \( V_{IH} \) (Min.).

7. Prohibition of access to reserved addresses
   Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products
   Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.
Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of the circuits, software, or information.

2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.

3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.

5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.

6. Renesas Electronics products are classified according to the following two quality grades: “Standard” and “High Quality”. The intended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below.

   - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

   - “High Quality”: Automobiles; railway systems; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space systems; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user’s manual or other Renesas Electronics document.

7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVulnerable OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (“Vulnerability Issues”). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.

8. When using Renesas Electronics products, refer to the latest product information (data sheets, user’s manuals, application notes, “General Notes for Handling and Using Semiconductor Devices” in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc.

Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.

9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or your public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.

10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.

12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.

13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.

14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

Corporate Headquarters
TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks
Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information
For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

© 2021 Renesas Electronics Corporation. All rights reserved.