

## RL78/G1A

### A/D Converter (Software Trigger and One-shot Conversion Modes) CC-RL

---

#### Introduction

This application note describes the procedures for performing A/D conversion on analog voltages using the RL78/G1A's A/D converter (supporting software trigger and one-shot conversion modes).

The sample program discussed in this application note places the 12-bit A/D conversion results based on  $AV_{REFP}/AV_{REFM}$  as the reference voltage in the RL78/G1A's internal RAM.

#### Target Device

RL78/G1A

When applying the sample program covered in this application note to another microcomputer, modify the program according to the specifications for the target microcomputer and conduct an extensive evaluation of the modified program.

## Contents

1.	Specification .....	3
2.	Operation Check Conditions.....	4
3.	Related Application Note .....	4
4.	Description of the Hardware.....	5
4.1	Hardware Configuration Example .....	5
4.2	List of Pins to be Used.....	5
5.	Description of the Software .....	6
5.1	Operation Outline .....	6
5.2	List of Option Byte Settings .....	7
5.3	List of Variables .....	7
5.4	List of Functions .....	8
5.5	Function Specifications .....	8
5.6	Flowcharts .....	9
5.6.1	Initialization Function.....	10
5.6.2	System function .....	11
5.6.3	I/O Port Setup .....	12
5.6.4	CPU Clock Setup.....	14
5.6.5	Setting up the A/D Converter .....	15
5.6.6	Main Processing.....	24
5.6.7	Enabling the A/D Voltage Comparator.....	25
5.6.8	Starting A/D Conversion.....	26
5.6.9	Storing A/D Conversion Results in On-chip RAM.....	27
6.	Sample Code.....	28
7.	Documents for Reference .....	28


### 1. Specification

This application note provides examples of using the software trigger and one-shot conversion modes of the A/D converter. The A/D converter is placed in select mode and the analog signal input from the P22/ANI2 pin is converted to digital values. Subsequently, the conversion result is stored in the RL78/G1A’s internal RAM.

Table 1.1 lists the Peripheral Function to be Used and its Use and figure 1.1 shows the outline of the conversion operation of the A/D converter.

**Table 1.1 Peripheral Function to be Used and its Use**

Peripheral Function	Use
A/D converter	Converts the level of the analog signal input from the P22/ANI2 pin.



**Figure 1.1 Outline of the A/D Converter Conversion Processing**

## 2. Operation Check Conditions

The sample code contained in this application note has been checked under the conditions listed in the table below.

**Table 2.1 Operation Check Conditions**

Item	Description
Microcontroller used	RL78/G1A(R5F10ELEA)
Operating frequency	<ul style="list-style-type: none"><li>High-speed on-chip oscillator (HOCO) clock: 32 MHz</li><li>CPU/peripheral hardware clock: 32 MHz</li></ul>
Operating voltage	3.0 V (can run on a voltage range of 1.6 V to 3.6 V. The 12-bit resolution of an A/D converter can operate 2.4V to 3.6V.) LVD operation ( $V_{LVD}$ ): Reset mode (1.67V+/-0.04V)
Integrated development environment (CS+)	CS+ for CC V3.01.00 from Renesas Electronics Corp.
C compiler (CS+)	CC-RL V1.01.00 from Renesas Electronics Corp.
Integrated development environment (e <sup>2</sup> studio)	e <sup>2</sup> studio V4.0.0.26 from Renesas Electronics Corp.
C compiler (e <sup>2</sup> studio)	CC-RL V1.01.00 from Renesas Electronics Corp.

## 3. Related Application Note


The application note that is related to this application note is listed below for reference.

- Method of Improving the Effective Accuracy of 12-bit A/D Conversion (R01AN1843J)

## 4. Description of the Hardware

### 4.1 Hardware Configuration Example

Figure 4.1 shows an example of hardware configuration that is used for this application note.



**Figure 4.1 Hardware Configuration**

- Notes:
1. The purpose of this circuit is only to provide the connection outline and the circuit is simplified accordingly. When designing and implementing an actual circuit, provide proper pin treatment and make sure that the hardware's electrical specifications are met (connect the input-dedicated ports separately to  $V_{DD}$  or  $V_{SS}$  via a resistor).
  2. Connect any pins whose name begins with  $EV_{SS}$  to  $V_{SS}$  and any pins whose name begins with  $EV_{DD}$  to  $V_{DD}$ , respectively.
  3.  $AV_{DD}$  is a positive power supply of an A/D converter. In order to maintain 12-bit resolution,  $AV_{DD}-AV_{SS}$  should separate from other power supplies.
  4.  $V_{DD}$  must be held at not lower than the reset release voltage ( $V_{LVD}$ ) that is specified as LVD.

### 4.2 List of Pins to be Used

Table 4.1 lists the Pin to be Used and its Function.

**Table 4.1 Pin to be Used and its Function**

Pin Name	I/O	Description
P22/ANI2	Input	A/D converter analog input port

## 5. Description of the Software

### 5.1 Operation Outline

This sample code performs A/D conversion on the analog voltage that is input to pin ANI2 using the software trigger and one-shot conversion modes of the A/D converter. It awaits the end of A/D conversion in HALT mode. After A/D conversion is completed, the sample code places the result in the internal RAM of the RL78/G1A.

(1) Initialize the A/D converter.

<Setup conditions>

- Pin P22/ANI2 is used for the analog input.
- A/D conversion channel selection mode is set to select mode.
- A/D conversion operation mode is set to one-shot conversion mode.
- A/D conversion is started using the software trigger.
- The A/D conversion end interrupt (INTAD) is used.

(2) The sample program sets the ADCS bit of the ADM0 register to 1 (A/D conversion start) to start A/D conversion and executes the HALT instruction to place the chip in the HALT mode and wait for an A/D conversion end interrupt.

(3) After completing the A/D conversion of the voltage input from pin ANI2, the A/D converter transfers the result of A/D conversion to the ADCR register and generates an A/D conversion end interrupt.

(4) On release from the HALT mode in response to the A/D conversion end interrupt, the sample program reads the result of A/D conversion from the ADCR register, and stores the shifted data in the internal RAM of the RL78/G1A.

(5) The chip returns to the HALT mode.

## 5.2 List of Option Byte Settings

Table 5.1 summarizes the settings of the option bytes.

**Table 5.1 Option Byte Settings**

Address	Value	Description
000C0H/010C0H	01101110B	Disables the watchdog timer. (Stops counting after the release of the reset state.)
000C1H/010C1H	01010011B	LVD reset mode, 1.67V +/- 0.04V
000C2H/010C2H	11101000B	HS mode HOCO: 32 MHz
000C3H/010C3H	10000100B	Enables the on-chip debugger.

## 5.3 List of Variables

Table 5.2 lists the global variable that is used by this sample program.

**Table 5.2 Global Variable**

Type	Variable Name	Contents	Function Used
unsigned short	g_result_buffer	Area for storing the A/D conversion results	main ()

## 5.4 List of Functions

Table 5.3 lists the functions that are used by this sample program.

**Table 5.3 Functions**

Function Name	Outline
R_ADC_Set_OperationOn	Enables the A/D voltage comparator.
R_ADC_Start	Starts A/D conversion.
R_ADC_Get_Result	Gets A/D conversion results.

## 5.5 Function Specifications

This section describes the specifications for the functions that are used in the sample code.

### [Function Name] R\_ADC\_Set\_OperationOn

---

Synopsis	Enable A/D voltage comparator.
Header	r_cg_adc.h
Declaration	void R_ADC_Set_OperationOn (void)
Explanation	Enables the A/D voltage comparator for operation.
Arguments	None
Return value	None

### [Function Name] R\_ADC\_Start

---

Synopsis	Start A/D conversion.
Header	r_cg_adc.h
Declaration	void R_ADC_Start (void)
Explanation	Enables A/D conversion end interrupts and starts A/D conversion processing.
Arguments	None
Return value	None

### [Function Name] R\_ADC\_Get\_Result

---

Synopsis	Get A/D conversion results.
Header	r_cg_adc.h
Declaration	void R_ADC_Get_Result (uint16_t * const buffer)
Explanation	Stores the results in the area designated by the argument.
Arguments	Address of the area for storing the A/D conversion results
Return value	None



## 5.6 Flowcharts

Figure 5.1 shows the overall flow of the sample program described in this application note.




Figure 5.1 Overall Flow

### 5.6.1 Initialization Function

Figure 5.2 shows the flowchart for the initialization function.




Figure 5.2 Initialization Function

### 5.6.2 System function

Figure 5.3 shows the flowchart for the system function.





Figure 5.3 System Function

### 5.6.3 I/O Port Setup

Figure 5.4 shows the flowchart for I/O port setup.



**Figure 5.4 I/O Port Setup**

Note: Provide proper treatment for unused pins so that their electrical specifications are observed. Connect each of any unused input-only ports to  $V_{DD}$  or  $V_{SS}$  via separate resistors.

Setting up the channel to be used for A/D conversion

- A/D port configuration register (ADPC)  
Switches between A/D converter analog input and port digital I/O.
- Port mode register 2 (PM2)  
Selects the I/O mode of each port.

Symbol: ADPC

7	6	5	4	3	2	1	0
0	0	0	0	ADPC3	ADPC2	ADPC1	ADPC0
0	0	0	0	<b>0</b>	<b>1</b>	<b>0</b>	<b>0</b>

Bits 3 to 0

ADPC3	ADPC2	ADPC1	ADPC0	Available Analog Input
0	0	0	0	ANI0 to ANI12
0	0	0	1	None
0	0	1	0	ANI0
0	0	1	1	ANI0 to ANI1
0	1	0	0	ANI0 to ANI2
0	1	0	1	ANI0 to ANI3
0	1	1	0	ANI0 to ANI4
0	1	1	1	ANI0 to ANI5
1	0	0	0	ANI0 to ANI6
1	0	0	1	ANI0 to ANI7
1	0	1	0	ANI0 to ANI8
1	0	1	1	ANI0 to ANI9
1	1	0	0	ANI0 to ANI10
1	1	0	1	ANI0 to ANI11
1	1	1	0	ANI0 to ANI12
1	1	1	1	ANI0 to ANI12
Other than above				Setting prohibited

Symbol: PM2

7	6	5	4	3	2	1	0
PM27	PM26	PM25	PM24	PM23	PM22	PM21	PM20
x	x	x	x	x	<b>1</b>	<b>1</b>	<b>1</b>

Bit 0

PM22	PM22 I/O Mode Select
0	Output mode (output buffer on)
<b>1</b>	<b>Input mode (output buffer off)</b>

Note: For details on the procedure for setting up the registers, refer to RL78/G1A User's Manual: Hardware.

### 5.6.4 CPU Clock Setup

Figure 5.5 shows the flowchart for setting up the CPU clock.




Figure 5.5 CPU Clock Setup

### 5.6.5 Setting up the A/D Converter

Figure 5.6 shows the flowchart for setting up the A/D converter.




Figure 5.6 A/D Converter Setup Flowchart

Starting the supply of clock to the A/D converter

- Peripheral enable register 0 (PER0)  
Starts the supply of the clock to the A/D converter.

Symbol: PER0

7	6	5	4	3	2	1	0
RTCEN	IICA1EN	ADCEN	IICA0EN	SAU1EN	SAU0EN	TAU1EN	TAU0EN
x	0	1	x	x	x	0	x

Bit 5

ADCEN	A/D converter input clock control
0	Stops supply of input clock.
1	<b>Starts supply of input clock.</b>

Note: For details on the register setup procedures, refer to RL78/G1A User's Manual: Hardware.



Setting up the A/D conversion time and operation mode

- A/D converter mode register 0 (ADM0)  
 Controls the A/D conversion operation.  
 Specifies the A/D conversion channel selection mode.

Symbol: ADM0

7	6	5	4	3	2	1	0
ADCS	ADMD	FR2	FR1	FR0	LV1	LV0	ADCE
x	<b>0</b>	<b>1</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>0</b>	x

Bit 6

ADMD	A/D channel selection mode select
<b>0</b>	<b>Select mode</b>
1	Scan mode

# RL78/G1A A/D Converter (Software Trigger and One-shot Conversion Modes) CC-RL

Bits 5 to 1

A/D Converter Mode Register 0 (ADM0)					Mode	Conversion Clock (f <sub>AD</sub> )	Number of Conversion Clock	Conversion Time	Conversion Time Selection				
FR2	FR1	FR0	LV1	LV0					AV <sub>DD</sub> = 1.6 to 3.6 V f <sub>CLK</sub> = 1 MHz	AV <sub>DD</sub> = 1.6 to 3.6 V f <sub>CLK</sub> = 4 MHz	AV <sub>DD</sub> = 1.8 to 3.6 V f <sub>CLK</sub> = 8 MHz	AV <sub>DD</sub> = 2.4 to 3.6 V f <sub>CLK</sub> = 16 MHz	AV <sub>DD</sub> = 2.7 to 3.6 V f <sub>CLK</sub> = 32 MHz
0	0	0	0	0	Normal 1	f <sub>CLK</sub> /32	54 f <sub>AD</sub> (number of sampling clock: 11 f <sub>AD</sub> )	1728/f <sub>CLK</sub>	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	54 μs <sup>Note</sup>
0	0	1		f <sub>CLK</sub> /16		864/f <sub>CLK</sub>					54 μs <sup>Note</sup>	27 μs <sup>Note</sup>	
0	1	0		f <sub>CLK</sub> /8		432/f <sub>CLK</sub>				54 μs <sup>Note</sup>	27 μs <sup>Note</sup>	13.5 μs <sup>Note</sup>	
0	1	1		f <sub>CLK</sub> /6		324/f <sub>CLK</sub>				40.5 μs <sup>Note</sup>	20.25 μs <sup>Note</sup>	10.125 μs <sup>Note</sup>	
1	0	0		f <sub>CLK</sub> /5		270/f <sub>CLK</sub>				33.75 μs <sup>Note</sup>	16.875 μs <sup>Note</sup>	8.4375 μs <sup>Note</sup>	
1	0	1		f <sub>CLK</sub> /4		216/f <sub>CLK</sub>				54 μs <sup>Note</sup>	27 μs <sup>Note</sup>	13.5 μs <sup>Note</sup>	6.75 μs <sup>Note</sup>
1	1	0		f <sub>CLK</sub> /2		108/f <sub>CLK</sub>				27 μs <sup>Note</sup>	13.5 μs <sup>Note</sup>	6.75 μs <sup>Note</sup>	3.375 μs <sup>Note</sup>
1	1	1		f <sub>CLK</sub> /1		54/f <sub>CLK</sub>		54 μs <sup>Note</sup>	13.5 μs <sup>Note</sup>	6.75 μs <sup>Note</sup>	3.375 μs <sup>Note</sup>	Setting prohibited	
0	0	0	0	1	Normal 2	f <sub>CLK</sub> /32	66 f <sub>AD</sub> (number of sampling clock: 23 f <sub>AD</sub> )	2112/f <sub>CLK</sub>	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	66 μs
0	0	1		f <sub>CLK</sub> /16		1056/f <sub>CLK</sub>					66 μs	33 μs	
0	1	0		f <sub>CLK</sub> /8		528/f <sub>CLK</sub>				66 μs <sup>Note</sup>	33 μs	16.5 μs	
0	1	1		f <sub>CLK</sub> /6		396/f <sub>CLK</sub>				49.5 μs <sup>Note</sup>	24.75 μs	12.375 μs	
1	0	0		f <sub>CLK</sub> /5		330/f <sub>CLK</sub>				41.25 μs <sup>Note</sup>	20.625 μs	10.3125 μs	
1	0	1		f <sub>CLK</sub> /4		264/f <sub>CLK</sub>				66 μs <sup>Note</sup>	33 μs <sup>Note</sup>	16.5 μs	8.25 μs
1	1	0		f <sub>CLK</sub> /2		132/f <sub>CLK</sub>				33 μs <sup>Note</sup>	16.5 μs <sup>Note</sup>	8.25 μs	4.125 μs
1	1	1		f <sub>CLK</sub> /1		66/f <sub>CLK</sub>		66 μs <sup>Note</sup>	16.5 μs <sup>Note</sup>	8.25 μs <sup>Note</sup>	4.125 μs	Setting prohibited	
0	0	0	1	0	Low-voltage 1	f <sub>CLK</sub> /32	76 f <sub>AD</sub> (number of sampling clock: 33 f <sub>AD</sub> )	2432/f <sub>CLK</sub>	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	76 μs
0	0	1		f <sub>CLK</sub> /16		1216/f <sub>CLK</sub>					76 μs	38 μs	
0	1	0		f <sub>CLK</sub> /8		608/f <sub>CLK</sub>				76 μs	38 μs	19 μs	
0	1	1		f <sub>CLK</sub> /6		456/f <sub>CLK</sub>				57 μs	28.5 μs	14.25 μs	
1	0	0		f <sub>CLK</sub> /5		380/f <sub>CLK</sub>				47.5 μs	23.75 μs	11.875 μs	
1	0	1		f <sub>CLK</sub> /4		304/f <sub>CLK</sub>				76 μs <sup>Note</sup>	38 μs	19 μs	9.5 μs
1	1	0		f <sub>CLK</sub> /2		152/f <sub>CLK</sub>				38 μs <sup>Note</sup>	19 μs	9.5 μs	4.75 μs
1	1	1		f <sub>CLK</sub> /1		76/f <sub>CLK</sub>		76 μs <sup>Note</sup>	19 μs <sup>Note</sup>	9.5 μs	4.75 μs	Setting prohibited	
0	0	0	1	1	Low-voltage 2	f <sub>CLK</sub> /32	230 f <sub>AD</sub> (number of sampling clock: 187 f <sub>AD</sub> )	7360/f <sub>CLK</sub>	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	230 μs
0	0	1		f <sub>CLK</sub> /16		3680/f <sub>CLK</sub>					230 μs	115 μs	
0	1	0		f <sub>CLK</sub> /8		1840/f <sub>CLK</sub>				230 μs	115 μs	57.5 μs	
0	1	1		f <sub>CLK</sub> /6		1380/f <sub>CLK</sub>				172.5 μs	86.25 μs	43.125 μs	
1	0	0		f <sub>CLK</sub> /5		1150/f <sub>CLK</sub>				143.75 μs	71.875 μs	35.9375 μs	
1	0	1		f <sub>CLK</sub> /4		920/f <sub>CLK</sub>				230 μs	115 μs	57.5 μs	28.75 μs
1	1	0		f <sub>CLK</sub> /2		460/f <sub>CLK</sub>				115 μs	57.5 μs	28.75 μs	14.375 μs
1	1	1		f <sub>CLK</sub> /1		230/f <sub>CLK</sub>		230 μs	57.5 μs	28.75 μs	14.375 μs	Setting prohibited	

Note: For details on the register setup procedures, refer to RL78/G1A User's Manual: Hardware.

Setting up the A/D conversion trigger mode

- A/D converter mode register 1 (ADM1)  
 Selects the A/D conversion trigger mode.  
 Selects the A/D conversion mode.

Symbol: ADM1

7	6	5	4	3	2	1	0
ADTMD1	ADTMD0	ADSCM	0	0	0	ADTRS1	ADTRS0
<b>0</b>	×	<b>1</b>	0	0	0	<b>0</b>	<b>0</b>

Bits 1 and 0

ADTRS1	ADTRS0	Selection of the hardware trigger signal
<b>0</b>	<b>0</b>	<b>End of timer channel 1 count or capture end interrupt signal (INTTM01)</b>
0	1	Setting prohibited
1	0	Real-time clock interrupt signal (INTRTC)
1	1	Interval timer interrupt signal (INTIT)

Bit 5

ADSCM	Specification of the A/D conversion mode
0	Sequential conversion mode
<b>1</b>	<b>One-shot conversion mode</b>

Bits 7 and 6

ADTMD1	ADTMD0	Selection of the A/D conversion trigger mode
<b>0</b>	—	<b>Software trigger mode</b>
1	0	Hardware trigger no-wait mode
1	1	Hardware trigger wait mode

Note: For details on the register setup procedures, refer to RL78/G1A User's Manual: Hardware.

Setting up the reference voltage

- A/D converter mode register 2 (ADM2)  
Sets up the reference voltage source.

Symbol: ADM2

7	6	5	4	3	2	1	0
ADREFP1	ADREFP0	ADREFM	0	ADCRK	AWC	0	ADTYP
0	1	1	0	0	0	0	0

Bit 0

ADTYP	Selection of the A/D conversion resolution
0	<b>12-bit resolution</b>
1	8-bit resolution

Bit 2

AWC	Specification of the wakeup function (SNOOZE mode)
0	<b>Do not use the SNOOZE mode function.</b>
1	Use the SNOOZE mode function.

Bit 3

ADCRK	Checking the upper limit and lower limit conversion result values
0	<b>The interrupt signal (INTAD) is output when the ADLL register <math>\leq</math> the ADCR register <math>\leq</math> the ADUL register.</b>
1	Interrupt signal (INTAD) is output when ADCR register < ADLL register and ADUL register < ADCR register.

Bit 5

ADREFM	Selection of the – side reference voltage source of the A/D converter
0	Supplied from AVss.
1	<b>Supplied from P21/AV<sub>REFM</sub>/ANI1.</b>

Bits 7 and 6

ADREFP1	ADREFP0	Selection of the + side reference voltage source of the A/D converter
0	0	Supplied from AV <sub>DD</sub> .
0	1	<b>Supplied from P20/AV<sub>REFP</sub>/ANI0.</b>
1	0	Supplied from internal reference voltage (1.45 V).
1	1	Setting prohibited

Note: For details on the register setup procedures, refer to RL78/G1A User's Manual: Hardware.

Setting up the conversion result comparison upper limit/lower limit

- Conversion result comparison upper limit setting register (ADUL)
- Conversion result comparison lower limit setting register (ADLL)  
Sets up the conversion result comparison upper- and lower-limit values.

Symbol: ADUL

7	6	5	4	3	2	1	0
ADUL7	ADUL6	ADUL5	ADUL4	ADUL3	ADUL2	ADUL1	ADUL0
1	1	1	1	1	1	1	1

Symbol: ADLL

7	6	5	4	3	2	1	0
ADLL7	ADLL6	ADLL5	ADLL4	ADLL3	ADLL2	ADLL1	ADLL0
0	0	0	0	0	0	0	0

Specifying the input channel

- Analog input channel specification register (ADS)  
Specifies the input channel for the analog voltage to be subjected to A/D conversion.

Symbol: ADS

	7	6	5	4	3	2	1	0
ADISS	0	0	ADS4	ADS3	ADS2	ADS1	ADS0	
	0	0	0	0	0	1	0	

Bits 7, 4 to 0

ADISS	ADS4	ADS3	ADS2	ADS1	ADS0	Analog Input Channel	Input Source
0	0	0	0	0	0	ANI0	P20/ANI0 pin/AV <sub>REFP</sub> pin
0	0	0	0	0	1	ANI1	P21/ANI1 pin/AV <sub>REFM</sub> pin
0	0	0	0	1	0	ANI2	P22/ANI2 pin
0	0	0	0	1	1	ANI3	P23/ANI3 pin
0	0	0	1	0	0	ANI4	P24/ANI4 pin
0	0	0	1	0	1	ANI5	P25/ANI5 pin
0	0	0	1	1	0	ANI6	P26/ANI6 pin
0	0	0	1	1	1	ANI7	P27/ANI7 pin
0	0	0	1	1	1	ANI7	P27/ANI7 pin
0	0	1	0	0	0	ANI8	P150/ANI8 pin
0	0	1	0	0	1	ANI9	P151/ANI9 pin
0	0	1	0	1	0	ANI10	P152/ANI10 pin
0	0	1	0	1	1	ANI11	P153/ANI11 pin
0	0	1	1	0	0	ANI12	P154/ANI12 pin
0	0	1	1	0	1	Setting prohibited	
0	0	1	1	1	0	Setting prohibited	
0	0	1	1	1	1	Setting prohibited	
0	1	0	0	0	0	ANI16	P03/ANI16 pin
0	1	0	0	0	1	ANI17	P02/ANI17 pin
0	1	0	0	1	0	ANI18	P147/ANI18 pin
0	1	0	0	1	1	ANI19	P120/ANI19 pin
0	1	0	1	0	0	ANI20	P11/ANI20 pin
0	1	0	1	0	1	ANI21	P12/ANI21 pin
0	1	0	1	1	0	ANI22	P13/ANI22 pin
0	1	0	1	1	1	ANI23	P14/ANI23 pin
0	1	1	0	0	0	ANI24	P15/ANI24 pin
0	1	1	0	0	1	ANI25	P51/ANI25 pin
0	1	1	0	1	0	ANI26	P50/ANI26 pin
0	1	1	0	1	1	ANI27	P30/ANI27 pin
0	1	1	1	0	0	ANI28	P70/ANI28 pin
0	1	1	1	0	1	ANI29	P31/ANI29 pin
0	1	1	1	1	0	ANI30	P41/ANI30 pin
0	1	1	1	1	1	Setting prohibited	
1	0	0	0	0	0	—	Temperature sensor 0 output
1	0	0	0	0	1	—	Internal reference voltage output (1.45 V)
Other than above						Setting prohibited	

Note: For details on the register setup procedures, refer to RL78/G1A User's Manual: Hardware.

Setting up end of A/D conversion interrupts

- Interrupt request flag register (IF1H)  
Clears the interrupt request flag.
- Interrupt mask flag register (MK1H)  
Disables interrupts.

Symbol: IF1H

7	6	5	4	3	2	1	0
TMIF04	TMIF13	SRIF3 CSIF31 IICIF31	STIF3 CSIF30 IICIF30	KRIF	ITIF	RTCIF	ADIF
x	x	x	x	x	x	x	<b>0</b>

Bit 0

ADIF	Interrupt request flag
<b>0</b>	<b>No interrupt request signal is generated.</b>
1	Interrupt request is generated, interrupt request status

Symbol: MK1H

7	6	5	4	3	2	1	0
TMMK04	TMMK13	SRMK3 CSIMK31 IICMK31	STMK3 CSIMK30 IICMK30	KRMK	ITIMK	RTCMK	ADMK
x	x	x	x	x	x	x	<b>1</b>

Bit 0

ADMK	Interrupt processing control
0	Enables interrupt processing.
<b>1</b>	<b>Disables interrupt processing.</b>

Note: For details on the register setup procedures, refer to RL78/G1A User's Manual: Hardware.

5.6.6 Main Processing

Figure 5.7 shows the flowchart for the main processing routine.





Figure 5.7 Main Processing



### 5.6.7 Enabling the A/D Voltage Comparator

Figure 5.8 shows the flowchart for enabling the A/D voltage comparator.



**Figure 5.8 Enabling the A/D Voltage Comparator**

Starting the A/D voltage comparator

- A/D converter mode register 0 (ADM0)  
Controls the operation of the A/D voltage comparator.

Symbol: ADM0

7	6	5	4	3	2	1	0
ADCS	ADMD	FR2	FR1	FR0	LV1	LV0	ADCE
x	x	x	x	x	x	x	<b>1</b>

Bit 0

ADCE	A/D voltage comparator operation control
0	Stops A/D voltage comparator operation.
<b>1</b>	<b>Enables A/D voltage comparator operation.</b>

Note: For details on the register setup procedures, refer to RL78/G1A User's Manual: Hardware.

### 5.6.8 Starting A/D Conversion

Figure 5.9 shows the flowchart for starting A/D conversion processing.




Figure 5.9 Starting A/D Conversion

#### Starting conversion operation

- A/D converter mode register 0 (ADM0)  
 Controls the A/D conversion operation.

Symbol: ADM0

7	6	5	4	3	2	1	0
ADCS	ADMD	FR2	FR1	FR0	LV1	LV2	ADCE
1	x	x	x	x	x	x	1

Bit 7

ADCS	A/D conversion operation control
0	Stops conversion operation.
1	<b>Enables conversion operation.</b>

Note: For details on the register setup procedures, refer to RL78/G1A User's Manual: Hardware.

### 5.6.9 Storing A/D Conversion Results in On-chip RAM

Figure 5.10 shows the flowchart for storing the A/D conversion results in RAM.




Figure 5.10 Storing the A/D Conversion Results in RAM

## 6. Sample Code

The sample code is available on the Renesas Electronics Website.

## 7. Documents for Reference

RL78/G1A User's Manual: Hardware (R01UH0305E)

RL78 Family User's Manual: Software (R01US0015E)

(The latest versions of the documents are available on the Renesas Electronics Website.)

Technical Updates/Technical Brochures

(The latest versions of the documents are available on the Renesas Electronics Website.)

## Website and Support

Renesas Electronics Website

- <http://www.renesas.com/index.jsp>

Inquiries

- <http://www.renesas.com/contact/>

Revision Record	RL78/G1A A/D Converter
-----------------	------------------------

Rev.	Date	Description	
		Page	Summary
1.00	Mar. 31, 2015	—	First edition issued
2.00	Nov. 11, 2015	4	Table2.1: Added e <sup>2</sup> studio

All trademarks and registered trademarks are the property of their respective owners.



## General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

### 1. Handling of Unused Pins

Handle unused pins in accordance with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

### 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.  
In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

### 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

### 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

### 5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

- The characteristics of an MPU or MCU in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.  
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.  
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.  
Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.
6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



### SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

**Renesas Electronics America Inc.**  
2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A.  
Tel: +1-408-588-6000, Fax: +1-408-588-6130

**Renesas Electronics Canada Limited**  
9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3  
Tel: +1-905-237-2004

**Renesas Electronics Europe Limited**  
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K  
Tel: +44-1628-585-100, Fax: +44-1628-585-900

**Renesas Electronics Europe GmbH**  
Arcadiastrasse 10, 40472 Düsseldorf, Germany  
Tel: +49-211-6503-0, Fax: +49-211-6503-1327

**Renesas Electronics (China) Co., Ltd.**  
Room 1709, Quantum Plaza, No.27 ZhichunLu Haidian District, Beijing 100191, P.R.China  
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

**Renesas Electronics (Shanghai) Co., Ltd.**  
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333  
Tel: +86-21-2226-0888, Fax: +86-21-2226-0899

**Renesas Electronics Hong Kong Limited**  
Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong  
Tel: +852-2265-6688, Fax: +852 2886-9022

**Renesas Electronics Taiwan Co., Ltd.**  
13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan  
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

**Renesas Electronics Singapore Pte. Ltd.**  
80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949  
Tel: +65-6213-0200, Fax: +65-6213-0300

**Renesas Electronics Malaysia Sdn.Bhd.**  
Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

**Renesas Electronics India Pvt. Ltd.**  
No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India  
Tel: +91-80-67208700, Fax: +91-80-67208777

**Renesas Electronics Korea Co., Ltd.**  
12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea  
Tel: +82-2-558-3737, Fax: +82-2-558-5141