

RL78/G14, H8/36109

Migration Guide from H8 to RL78: Timer V

Introduction

This application note describes how to migrate the Timer V of the H8/36109 to the timer array unit (TAU) of the RL78/G14 (100-pin package).

Target Device

RL78/G14, H8/36109

When using this application note with other Renesas MCUs, careful evaluation is recommended after making modifications to comply with the alternate MCU.

Contents

1. Functions of Timer V of H8/36109 and Timer Array Unit of RL78/G14	3
2. Summary of Differences between Functions	6
2.1 Differences between output a pulse signal with an arbitrary duty cycle	7
2.2 Differences between count initiate by a trigger input	8
3. Comparison between Registers	9
4. Sample Code for Timer Array Unit	11
5. Documents for Reference	11
Revision History	12

1. Functions of Timer V of H8/36109 and Timer Array Unit of RL78/G14

Table 1.1 shows the functions of the timer V of H8/36109, and Table 1.2 shows the functions of the timer array unit (TAU) of RL78/G14.

Table 1.1 Functions timer V

Function	Explanation
Output a pulse signal with an arbitrary duty cycle	Timer output is controlled by two independent compare match signals. It also outputs a pulse with an arbitrary duty cycle.
Count initiate by a trigger input	The count starts when a trigger is input to the TRGV pin.

Table 1.2 Functions of Timer Array Unit

Function	Explanation
Interval timer	Each timer of a unit can be used as a reference timer that generates an interrupt (INTTMmn) at fixed intervals.
Square wave output	A toggle operation is performed each time INTTMmn interrupt is generated and a square wave with a duty factor of 50% is output from a timer output pin (TOMn).
External event counter	Each timer of a unit can be used as an event counter that generates an interrupt when the number of the valid edges of a signal input to the timer input pin (TImn) has reached a specific value.
Divider	A clock input from a timer input pin (TI00) is divided and output from an output pin (TO00).
Input pulse interval measurement	Counting is started by the valid edge of a pulse signal input to a timer input pin (TImn). The count value of the timer is captured at the valid edge of the next pulse. In this way, the interval of the input pulse can be measured.
Measurement of high-/low-level width of input signal	Counting is started by a single edge of the signal input to the timer input pin (TImn), and the count value is captured at the other edge. In this way, the high-level or low-level width of the input signal can be measured.
Delay counter	Counting is started at the valid edge of the signal input to the timer input pin (TImn), and an interrupt is generated after any delay period.
One-shot pulse output	Two channels are used as a set to generate a one-shot pulse with a specified output timing and a specified pulse width.
PWM output	Two channels are used as a set to generate a pulse with a specified period and a specified duty factor.
Multiple PWM output	By extending the PWM function and using one master channel and two or more slave channels, up to seven types of PWM signals that have a specific period and a specified duty factor can be generated.

Timer V of H8/36109 is an 8-bit timer based on an 8-bit counter. Timer V counts external events. Compare match signals with two registers can also be used to reset the counter, request an interrupt, or output a pulse signal with an arbitrary duty cycle. Counting can be initiated by a trigger input at the TRGV pin, enabling pulse output control to be synchronized to the trigger, with an arbitrary delay from the trigger input.

Figure 1.1 shows a block diagram of the timer V.




Figure 1.1 Block diagram of the timer V

The timer array unit (TAU) incorporated in the RL78/G14 has four 16-bit timers. Each 16-bit timer is called a channel and can be used as an independent timer. In addition, two or more channels can be combined to serve as a higher-accuracy timer.

Each channel has one timer counter register, one timer data register, one input pin, and one output pin.

Figure 1.2 shows a block diagram of the timer array unit (TAU).




Figure 1.2 Block Diagram of Timer Array Unit

Table 1.3 shows the TAU functions corresponding to the timer V.

Table 1.3 Correspondence between Functions

H8/36109 Timer V	RL78/G14 Timer Array Unit (TAU)
Output of a pulse signal with an arbitrary duty cycle	PWM output
Count initiation by a trigger input	One-shot pulse output PWM output (using external interrupt pin processing)

The timer array unit (TAU) can implement the functions equivalent to those provided in the timer V by using each channel independently or a combination of multiple channels simultaneously.

The pulse signal output with an arbitrary duty cycle of the timer V corresponds to the PWM output of the TAU.

The count initiation by a trigger input of the timer V corresponds to the one-shot pulse output or PWM output (using external interrupt pin processing) of the TAU.

2. Summary of Differences between Functions

Table 2.1 summarizes the differences between the functions of timer V and TAU.

Table 2.1 Summary of Differences between Functions

Item	H8/36109 Timer V	RL78/G14 Timer Array Unit (TAU)
Count clock	$\phi/128$, $\phi/64$, $\phi/32$, $\phi/16$, $\phi/8$, $\phi/4$, TMCIV ^(Note1)	f_{CLK} (f_{CLK} , to $f_{\text{CLK}}/2^{15}$), f_{SUB} ^(Note2) , f_{IL} ^(Note2)
Configuration	8-bit timer	16-bit timer ^(Note3)
Operation Mode	<ul style="list-style-type: none"> - Output a pulse signal with an arbitrary duty cycle - Count initiate by a trigger input 	<ul style="list-style-type: none"> - Interval timer - Square wave output - External event counter - Frequency divider - Input pulse interval measurement - Input signal high-/low-level width measurement - Delay counter - One-shot pulse output function - PWM output - Multiple PWM output
External input pin for starting count	Yes	Yes
Shared pin	P17/TRGV P76/TMOV P75/TMCIV P74/TMRIV	Unit 0: P00 / TI00, P16 / TI01 / TO01 P17 / TI02 / TO02, P31 / TI03 / TO03 Unit 1: TI10 / TO10 / P64, TI11 / TO11 / P65 TI12 / TO12 / P66, TI13 / TO13 / P67
Interrupt source	Compare match A, Compare match B, Timer overflow	Compare match / Input capture, Overflow, Underflow

Note1. External clock (TMCIV): counts on rising edge, falling edge, rising and falling edge

Note2. Channel 1 only

Note3. Channels 1 and 3 can be each used in 2-channel 8-bit timer configuration.

2.1 Differences between output a pulse signal with an arbitrary duty cycle

The output a pulse signal with an arbitrary duty cycle of timer V of the H8/36109 correspond to the PWM output of the TAU of the RL78/G14. Table 2.2 shows the differences between the output a pulse signal with an arbitrary duty cycle.

Table 2.2 Differences between output a pulse signal with an arbitrary duty cycle (TRGE = 0)

Item	H8/36109 Timer V Output a pulse signal with an arbitrary duty cycle	RL78/G14 Timer Array Unit (TAU) PWM output
Control of timer V input clock supply	Setting the MSTTV bit in the MSTCR1 register to 0 (Initial value)	Setting the TAU1EN ^(Note1) bit or TAU0EN bit in the PER0 register to 1
Count clock	$\phi/128, \phi/64, \phi/32, \phi/16, \phi/8, \phi/4,$ TMCIV ^(Note2)	$f_{TCLK} (f_{CLK}, \text{ to } f_{CLK}/2^{15}), f_{SUB}^{\text{(Note3)}}, f_{IL}^{\text{(Note3)}}$
Output a pulse signal with an arbitrary duty cycle	Pulse period: Setting the CCLR1 bit, CCLR2 bit in the TCRV0 register Duty factor: Setting the CCLR1 bit, CCLR2 bit in the TCRV0 register	Pulse period = { Set value of TDRmn (master) + 1 } × Count clock period Duty factor - When TOLm = 0 (active high) Period of count clock × {Set value of TDRmp (Slave)} - When TOLm = 1 (active low) Period of count clock × [{Set value of TDRmn (Master) + 1} - {Set value of TDRmp (Slave) }]
Count mode	- Count up Timer counter TCNTV is cleared by different conditions depending on the CCLR1 and CCLR0 bit settings in the TCRV0 register.	- Count down The TCRmn register is loaded with the TDRmn register value at the next count clock after TCRmn = 0000H.
Count start condition	When the operating clock signal is selected, starts count up	Setting the TSmn bit in the TSm register to 1
Count stop condition	Setting the TRGE bit in the TCRV1 register to 1 (stops counting when TCNTV is cleared)	Setting the TTmn bit in the TTm register to 1
Interrupt request generation timing	- Compare match A - Compare match B - TCNTV register overflow	- When count operation starts (Master) - When TCRmn reaches 0000H and then the next count clock (f_{MCK}) pulse is generated (Master) - When TCRmp reaches 0000H and then the next count clock (f_{MCK}) pulse is generated (Slave)
Acquire timer counter value	Reading the TCNTV register	Reading the TCRmn register
Write timer counter value	Writing the TCNTV register	None (Writing the TDRmn register)
Counter clear timing	- TCNTV register overflow - Compare match A - Compare match B - The rising edge of the TMRIV pin	- When TCRmn reaches 0000H and then the next count clock pulse is generated

Note1. 80 and 100-pin products only.

Note2. External clock (TMCIV): counts on rising edge, falling edge, rising and falling edge

Note3. Channel 1 only

Remark. For RL78/G14, m: Unit number (m = 0, 1), n: Channel number (n = 0-3)

2.2 Differences between count initiate by a trigger input

The count initiate by a trigger input of timer V of the H8/36109 correspond to the One-shot pulse output of the TAU of the RL78/G14. Table 2.3 shows the differences between the count initiate by a trigger input (TRGE=1).

Table 2.3 Differences between the count initiate by a trigger input (TRGE = 1)

Item	H8/36109 Timer V Count initiate by a trigger input	RL78/G14 Timer Array Unit (TAU) One-shot pulse output
Control of timer V input clock supply	Setting the MSTTV bit in the MSTCR1 register to 0 (Initial value)	Setting the TAU1EN ^(Note1) bit or TAU0EN bit in the PER0 register to 1
Count clock	$\phi/128, \phi/64, \phi/32, \phi/16, \phi/8, \phi/4,$ TMCIV ^(Note2)	f _{CLK} (f _{CLK} , to f _{CLK} /2 ¹⁵), f _{SUB} ^(Note3) , f _{IL} ^(Note3)
Count mode	Count up	Count down
Count start condition	The valid edge on the TRGV input	- The valid edge on the TImn pin - Setting the TSmn bit in the TSm register to 1 (Software trigger)
Count stop condition	Setting the TRGE bit in the TCRV1 register to 1 (stops counting when TCNTV is cleared)	Setting the TTmn bit in the TTm register to 1
Interrupt request generation timing	- Compare match A - Compare match B - TCNTV register overflow	- When TCRmn reaches 0000H and then the next count clock (f _{MCK}) pulse is generated (Master) - When TCRmp reaches 0000H and then the next count clock (f _{MCK}) pulse is generated (Slave)
Acquire timer counter value	Reading the TCNTV register	- Reading the TCRmn register - Reading the TCRmp register
Write timer counter value	Writing the TCNTV register	None
Counter clear timing (Reload timing)	Counter clear timing - TCNTV register overflow - Compare match A - Compare match B - The rising edge of the TMRIV pin	Counter reload timing - The valid edge on the TImn pin - Setting the TSmn bit in the TSm register to 1 (Software trigger)
Delay time from external input	The set value in the time constant registers TCORA and TCORB	{Set value of TDRmn (master) + 2} × Count clock period
Pulse width	The set value in the time constant registers TCORA and TCORB	{Set value of TDRmp (slave)} × Count clock period

Note1. 80 and 100-pin products only.

Note2. External clock (TMCIV): counts on rising edge, falling edge, rising and falling edge

Note3. Channel 1 only

Remark. For RL78/G14, m: Unit number (m = 0, 1), n: Channel number (n = 0, 2),
p: Slave channel number (n = 0: p = 1, 2, 3; n = 2: p = 3)

3. Comparison between Registers

Table 3.1 and Table 3.2 compares the registers for the H8/36109 Timer V and the registers for the RL78/G14 Timer Array Unit.

Table 3.1 Comparison between Registers (1/2)

Item	H8/36109 Timer V	RL78/G14 Timer Array Unit (TAU)
Control of timer V input clock supply	MSTCR1 register MSTTV bit	None
Control of timer array unit input clock	None	PER0 register TAU1EN bit ^(註) , TAU0EN bit
Timer counter	TCNTV register	TCRmn register
Timer constant register	TCORA register TCORB register	TDRmn register
Timer Control Register	TCRV0	None
Compare Match Interrupt Enable B	TCRV0 register CMIEB bit	None
Compare Match Interrupt Enable A	TCRV0 register CMIEA bit	None
Timer Overflow Interrupt Enable	TCRV0 register OVIE bit	None
Counter Clear	TCRV0 register CCLR1 bit, CCLR0 bit	None
Clock Select	TCRV0 register CKS2 - CKS0 bit TCRV1 register ICKS0 bit	TPSm register TMRmn register CKSmn1 bit, CKSmn0 bit
Timer Control/Status Register	TCSRv register	None
Compare Match Flag B	TCSRv register CMFB bit	None
Compare Match Flag A	TCSRv register CMFA bit	None
Timer Overflow Flag	TCSRv register OVF bit	TSRmn register OVF bit
Output Select	TCSRv register OS3 bit, OS2 bit OS1 bit, OS0 bit	None
Timer Control Register	TCRV1 register	None
TRGV Input Edge Select	TCRV1 register TVEG1 bit, TVEG0 bit	TMRmn register CISmn1 bit, CISmn0 bit
Halting count up TCNTV when TCNTV is cleared	TCRV1 register TRGE bit	None

Note. 80 and 100-pin products only.

Remark. For RL78/G14, m: Unit number (m = 0, 1), n: Channel number (n = 0, 2),
p: Slave channel number (n = 0: p = 1, 2, 3; n = 2: p = 3)

Table 3.2 Comparison between Registers (2/2)

Item	H8/36109 Timer V	RL78/G14 Timer Array Unit (TAU)
Selection of count clock (f_{CLK}) of channel n	None	TMRmn register CCSmn bit
Selection between using channel n independently or simultaneously with another channel (as a slave or master)	None	TMRmn register MASTERmn bit
Selection of 8 or 16-bit timer operation for channels 1 and 3	None	TMRmn register SPLITmn bit
Setting of start trigger or capture trigger of channel n	None	TMRmn register STSmn2 - STSmn0 bit
Operation mode of channel n	None	TMRmn register MDmn3 - MDmn1 bit
Setting of starting counting and interrupt	None	TMRmn register MDmn0 bit
Indication of operation enable/stop status of channel n	None	TEm register TEmn bit
Operation enable (start) trigger of channel n	None	TSm register TSmn bit
Operation stop trigger of channel n	None	TTm register TTmn bit
Selection of timer input used with channel 0	None	TIS0 register TIS04 bit
Selection of timer input used with channel 1	None	TIS0 register TIS02 - TIS00 bit
Timer output enable/disable of channel n	None	TOEm register TOEm3 - TOEm0 bit
Timer output of channel n	None	TOm register TOmn bit
Control of timer output level of channel n	None	TOLm register TOLmn bit
Control of timer output mode of channel n	None	TOMm register TOMn bit
Input switch control register	None	ISC register SSIE00 bit ISC1 bit, ISC0 bit
Noise filter enable register	None	NFEN1 register, NFEN2 register

Remark. For RL78/G14, m: Unit number (m = 0, 1), n: Channel number (n = 0, 2),
p: Slave channel number (n = 0: p = 1, 2, 3; n = 2: p = 3)

4. Sample Code for Timer Array Unit

The sample code for the timer Array Unit is explained in the following application notes.

- RL78/G13 Timer Array Unit (Interval Timer) CC-RL (R01AN2576)

5. Documents for Reference

User's Manual:

- RL78/G14 User's Manual: Hardware (R01UH0186)
- H8/36109 Group User's Manual: Hardware (R01UH0294)

The latest versions can be downloaded from the Renesas Electronics website.

Technical Update/Technical News:

The latest information can be downloaded from the Renesas Electronics website.

Revision History

Rev.	Date	Description	
		Page	Summary
1.00	Feb. 25, 2020	-	First edition issued

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity.

Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/.