

RL78/F23, F24

Setting of port related register when using alternate function

R01AN6252EJ0100 Rev.1.00 2022.09.30

Introduction

The purpose of this application note is to describe the port settings on using peripheral functions of RL78/F23 and F24.

Contents

1.	Port Peripheral Function Settings for RL78/F23 and F24	2
1.1	Port Related Register	2
1.2	Port Function Setting	
1.3	Setting of Output Port When Use a Peripheral Function	11
1.4	Steps of Setting for Port Related Register	12
1.4.1	I Digital I/O Port (Pmn)	
1.4.2	2 Analog Function	13
1.4.3	3 Timer Function	14
1.4.4	Serial Interface	17
1.4.5	5 External Interrupt (INTPx, KRx)	
1.4.6	6 Other Output Port (RESOUT, STOPST, SNZOUTx)	
Revi	ision History	22



1. Port Peripheral Function Settings for RL78/F23 and F24

This section describes the setting procedure of Port Related Registers about using port as the digital I/O port, the analog input port, and the peripheral function port.

1.1 Port Related Register

Table 1.1 shows the port related register for using port setting.

Register Name	Function
Port mode registers (PMm)	Set input or output mode for the port
Port registers (Pm)	Set the output latch value of a port
Pull-up registers (PUm)	Set the on-chip pull-up resistors are to be used or not
Port input mode registers (PIMm)	Select the input type (normal or TTL)
Port output mode registers (POMm)	Select the output type (normal or N-ch open drain)
Port mode control registers (PMCm)	Select the port mode type (analog input or digital I/O)
Peripheral I/O redirection registers (PIORp)	Set to enable or disable the peripheral I/O redirect function
Port input threshold control registers (PITHLm)	Select the threshold value of the input buffer (Schmitt1 or Schmitt3)
Port output slew rate select register (PSRSEL)	Select the slew rate of the output buffer (normal or special)
SNOOZE status output control registers (PSNZCNTx)	Select the output signal indicating of the SNOOZE mode

Table 1.1 Port Related Register



1.2 Port Function Setting

Table 1.2 shows the settings of port related registers (port mode registers or output latches) when port pins of the RL78/F23 and F24 products are used as an alternate function pin.

					Bit i	n the Port	Related Re	eaisters				RI	.78/F	24			RL78	8/F23	3
Port	Pin Function	I/O	Pmn	PMmn	PUmn	PIMmn	POMmn		PITHLmn	PIORpg	100		64		32	80	64	48	32
P00		1	×	1	0 or 1	_	_	_	_										
	P00	0	×	0	0	-	-	-	-	-	~	~	~	~	-	~	~	~	-
	(TI05)	Ι	×	1	0 or 1	-	-	-	-	PIOR05=1	✓	~	✓	✓	-	\checkmark	\checkmark	✓	-
	(TO05)	0	0	0	0	-	-	-	-	PIOR15=1	✓	~	~	✓	-	✓	✓	✓	-
	INTP9	Ι	×	1	0 or 1	-	-	-	-	-	~	~	~	\checkmark	Ι	~	\checkmark	~	-
P01	P01	-	×	1	0 or 1	-	-	-	-	_	~	~		_	_	~	_		_
		0	×	0	0	-	-	-	-					_	_	•	_	_	_
	(TI04)		×	1	0 or 1	-	-	-	-	PIOR04=1	\checkmark	\checkmark	-	-	-	\checkmark	-	-	—
	(TO04)	0	0	0	0	-	-	-	-	PIOR14=1	✓	✓	-	-	-	\checkmark	-	-	_
P02	P02		×	1	0 or 1	-	-	-	-	_	~	~	_	_	_	~	_	_	-
		0	×	0	0	-	-	-	-										<u> </u>
	(TI06)		×	1	0 or 1	-	-	-	-	PIOR06=1	✓ ✓	✓ ✓	-	-	-	✓ ✓	-	-	_
P03	(TO06)	0	0	0	0	-	-	-	-	PIOR16=1	✓ ✓		-	-	-	~	-	-	-
P03	P03	0	×	1 0	0 or 1 0	_	-	-	-	-	✓ ✓	-	-	-	-	-	-	-	_
	(RTC1HZ)	0	0	0	0	_	_	_	_	PIOR80=1	• •	_	_	_	_	-	_	-	_
P10			×	1	0 or 1	0	- ×	_	- 0 or 1							_			
1 10	P10	0	×	0	0011	×	Ô	_	×	-	~	✓	~	~	✓	✓	~	~	~
	TI13	1	×	1	0 or 1	0	×	_	0 or 1	PIOR23=0	~	~	~	~	~	✓	✓	~	~
	TO13	Ö	0	0	0	×	0	-	x	PIOR33=0	✓	· •	· •	· •	· •	✓	· •	√	✓
	TRJO0	0	0	0	0	×	0	_	×	-	✓	~	✓	~	✓	\checkmark	\checkmark	✓	\checkmark
		I	×	1	0 or 1	0 or 1	×	-	0	PIOR42=0		~	~	~					1
	SCK10	0	1	0	0	×	0 or 1	-	×	PIOR91=0	~	~	~	~	~	~	~	~	Ý
	SCL10	0	1	0	0	×	0 or 1	-	×	PIOR42=0	✓	~	✓	✓	~	\checkmark	\checkmark	✓	\checkmark
	LTXD1	0	1	0	0	×	0	-	×	PIOR45=0	~	~	~	\checkmark	~	I	-	-	-
	CTXD0	0	1	0	0	×	0	-	×	PIOR46=0	~	~	~	~	~	١	-	1	
P11	P11	- 1	×	1	0 or 1	0	×	-	0 or 1	_	~	~	~	~	~	~	~	~	1
		0	×	0	0	×	0	-	×							·	Č		
	TI12	1	×	1	0 or 1	0	×	-	0 or 1	PIOR22=0	✓	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
	TO12	0	0	0	0	×	0	-	×	PIOR32=0	✓	✓	~	~	~	\checkmark	~	✓	\checkmark
	(TRDIOB0)		×	1	0 or 1	0	×	-	0 or 1	PIOR71=1	~	~	~	~	~	~	\checkmark	~	\checkmark
	(0	0	0	0	×	0	-	×										<u> </u>
	SI10	1	×	1	0 or 1	0 or 1	×	_	0	PIOR42=0	~	~	~	\checkmark	~	\checkmark	\checkmark	~	\checkmark
	SDA10	I/O	1	0	0	0 ar 1	1		0	PIOR91=0 PIOR42=0	~	~	~	✓	~	~	~	~	~
	SDATU	1/0	1	0	0	0 or 1	1	-	0	PIOR42=0 PIOR42=0			~		~	~	~	~	~
	RXD1	1	×	1	0 or 1	0 or 1	×	-	0	PIOR42=0	✓	~	✓	~	✓	~	~	✓	\checkmark
	LRXD1	1	×	1	0 or 1	0	×	_	0	PIOR45=0	~	~	~	~	~	_	_	-	_
	CRXD0	1	×	1	0011	0	×	_	0	PIOR46=0	· ~	· ~	· ~	· ~	· ~	-	-	_	_
P12			×	1	0 or 1	-	0	-	-										
=	P12	Ō	×	0	0	-	0	-	-	-	~	~	~	~	~	~	~	~	×
	TI11	Ĭ	×	1	0 or 1	-	×	-	-	PIOR21=0	✓	✓	✓	✓	✓	✓	✓	✓	\checkmark
	TO11	0	0	0	0	-	0	-	-	PIOR31=0	~	✓	~	✓	~	✓	✓	✓	\checkmark
	(TRDIOD0)	1	×	1	0 or 1	-	×	-	-	PIOR73=1	~	~	~	~	~	~	1	1	
	,	0	0	0	0	-	0	-	-	FIUR <i>I</i> 3=1	Ľ	Ľ	Ľ	Ľ	Ľ	Ľ	Ľ	Ľ	Ľ
	INTP5	Ι	×	1	0 or 1	-	×	-	-	-	~	✓	✓	\checkmark	✓	✓	\checkmark	✓	\checkmark
	SO10	0	1	0	0	-	0 or 1	-	-	PIOR42=0	~	~	~	~	~	~	✓	✓	\checkmark
	TXD1	0	1	0	0	-	0 or 1	-	-	PIOR42=0	~	✓	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	✓	\checkmark
	SNZOUT3	0	0	0	0	-	0	-	-	PIOR63=0	~	✓	✓	✓	✓	✓	✓	✓	\checkmark
P13	P13	1	×	1	0 or 1	0	×	-	0 or 1	_	~	\checkmark	~	~	~	\checkmark	~	\checkmark	\checkmark
		0	×	0	0	×	0	-	×										
	TI04		×	1	0 or 1	0	×	-	0 or 1	PIOR04=0		 ✓ 	✓ ✓	✓	✓	✓	✓	✓	 ✓
	TO04	0	0	0	0	×	0	-	×	PIOR14=0	✓	✓	✓	✓	✓	✓	✓	✓	\checkmark
	TRDIOA0		×	1	0 or 1	0	×	-	0 or 1	PIOR70=0	~	~	~	~	~	\checkmark	~	✓	\checkmark
		0	0	0	0	×	0	-	×			/	/		/	/			
	TRDCLK0		×	1	0 or 1	0	×	-	0 or 1	PIOR70=0		✓ ✓	✓ ✓	✓ ✓	✓ ✓	✓ ✓	✓ ✓	✓ ✓	✓ √
	SI01		× 1	1	0 or 1	0 or 1	× 1	-	0	PIOR41=0		✓ ✓	✓ ✓	✓ ✓	✓ ✓	✓ ✓	\checkmark	✓ ✓	\checkmark
	SDA01 LTXD0	I/O 0	1	0	0	0 or 1	1	-	0	PIOR41=0 PIOR44=0		✓ ✓	✓ ✓	✓ ✓	✓ ✓	✓ ✓	✓ ✓	✓	✓ ✓
	LIXDU	0	1	1	0	×	0	-	×	FIOR44=0	v	V	V	V	V	V	V	v	v

 Table 1.2 Port Related Register Settings When Using Each Peripheral Function (1/7)



Table 1.2 Port Related Register Settings When Using Each Peripheral Function (2/7)

					-		-		J	Penphe					<u>`</u>	-	סד וכ		,
Port	Pin Function	I/O	Pmn	PMmn	PUmn	PIMmn	Related Re POMmn	PMCmn	PITHLmn	PIORpq	100		.78/F	48	32			3/F23 48	
P14			×	1	0 or 1	0	×		0 or 1	ТЮТФЧ				1					
	P14	0	×	0	0	×	0	_	×	-	✓	~	✓	~	~	~	~	~	~
	TI06	Ĩ	×	1	0 or 1	0	×	-	0 or 1	PIOR06=0	✓	~	✓	✓	✓	~	✓	✓	✓
	TO06	0	0	0	0	×	0	-	×	PIOR16=0	✓	✓	✓	✓	✓	✓	✓	✓	✓
	TRDIOC0	I	×	1	0 or 1	0	×	-	0 or 1		~	~	~	\checkmark	~	~	~	~	\checkmark
	INDIOCO	0	0	0	0	×	0	-	×	-	•	•	Ť	•	•	•	•	Ľ	Ľ.
	SCK01	I	×	1	0 or 1	0 or 1	×	-	0	PIOR41=0	~	~	~	\checkmark	~	~	~	\checkmark	\checkmark
		0	1	0	0	×	0 or 1	-	×										
	SCL01	0	1	0	0	×	0 or 1	-	×	PIOR41=0	✓	✓	✓	~	✓	✓	✓	✓	✓
	LRXD0		×	1	0	0	×	-	0	PIOR44=0	✓	✓	✓	✓	✓	~	✓	✓	✓
P15	P15		× ×	1	0 or 1	-	×	-	-	-	✓	~	~	\checkmark	\checkmark	~	~	\checkmark	\checkmark
	TI05	0	×	0	0 0 or 1	-	0 ×	-	-	PIOR05=0	~	~	✓	✓	~	~	✓	✓	\checkmark
	TO05	0	0	0	0011	_	0	_	_	PIOR05=0 PIOR15=0	▼ √	▼ ✓	▼ √	▼ ✓	▼ ✓	▼ ✓	▼ ✓	▼ √	▼ ✓
		1	×	1	0 or 1	_	×	_	_	1101(15=0									
	TRDIOA1	Ō	0	0	0	-	0	_	_	-	~	~	~	~	~	~	~	~	~
	(7001010)	Ĩ	×	1	0 or 1	_	×	-	_	DIO D 70 /	,	,		,		,			
	(TRDIOA0)	0	0	0	0	-	0	-	-	PIOR70=1	~	~	~	~	~	~	~	~	~
	(TRDCLK0)	1	×	1	0 or 1	-	×	-	-	PIOR70=1	~	✓	✓	✓	✓	✓	~	✓	✓
	SO00	0	1	0	0	1	0 or 1	-	-	PIOR40=0	~	~	✓	\checkmark	~	~	\checkmark	\checkmark	\checkmark
	TXD0	0	1	0	0	-	0 or 1	-	-	PIOR40=0	✓	✓	✓	✓	✓	✓	✓	✓	\checkmark
	RTC1HZ	0	0	0	0	-	0	-	-	PIOR80=0	✓	✓	✓	✓	✓.	✓	✓	✓	\checkmark
	TOOLTXD	-	-	-	-	-	-	-	-	-	✓	✓	✓	✓	✓	✓	✓	✓	\checkmark
P16	P16		×	1	0 or 1	0	×	-	0 or 1	_	~	~	~	\checkmark	~	~	~	\checkmark	\checkmark
		0	×	0	0	×	0	-	×		~	~	· ✓	· ✓	~	~	· ✓	· ✓	
	TI02		×	1	0 or 1	0	× 0	-	0 or 1	PIOR02=0	✓ ✓	✓ ✓	✓ ✓	✓ ✓	✓ ✓	✓ ✓	✓ ✓	✓ ✓	✓ ✓
	TO02	0	0 ×	0	0 0 or 1	× 0	U ×	-	× 0 or 1	PIOR12=0	v	~	v	~	•	~	~	×	×
	TRDIOC1	0	0	0	0011	×	0	_	×	-	✓	~	~	\checkmark	✓	~	~	\checkmark	\checkmark
	SI00	1	×	1	0 or 1	0 or 1	×	_	0	PIOR40=0	~	~	~	~	~	~	~	~	~
	SDA00	1/0	1	0	0011	0 or 1	1	_	0	PIOR40=0	· ~	• •		· ~	√	· ~	· ~	· ·	· ~
	RXD0	1	×	1	0 or 1	0 or 1	×	_	0	PIOR40=0	✓	~	· •	· •	· •	· ~	· ✓	✓	· •
	TOOLRXD	_	_	_	-	_	_	-	_	_	✓	✓	✓	✓	✓	✓	~	✓	\checkmark
P17		I	×	1	0 or 1	0	×	-	0 or 1		~	~	~	\checkmark	1	~	~		\checkmark
	P17	0	×	0	0	×	0	-	×	-	~	~	~	~	~	~	~	~	~
	TI00	I	×	1	0 or 1	0	×	-	0 or 1	PIOR00=0	✓	~	✓	\checkmark	✓	~	\checkmark	\checkmark	\checkmark
	TO00	0	0	0	0	×	0	-	×	PIOR10=0	~	~	✓	✓	~	~	✓	\checkmark	\checkmark
	TRDIOB1	1	×	1	0 or 1	0	×	-	0 or 1	_	~	~	~	\checkmark	~	~	~	~	\checkmark
	паловт	0	0	0	0	×	0	-	×						•	-	-		· ·
	SCK00		×	1	0 or 1	0 or 1	×	-	0	PIOR40=0	~	~	~	\checkmark	~	~	~	\checkmark	\checkmark
		0	1	1	0	×	0 or 1	-	×										
	SCL00 INTP3	0	1 ×	0	0 0 or 1	× 0	0 or 1 ×	-	× 0 or 1	PIOR40=0 PIOR53=0	✓ ✓	✓ ✓	✓ ✓	\checkmark	✓ ✓	✓ ✓	✓ ✓	✓ ✓	\checkmark
P30	INTES		×	1	0 or 1	0	_	_	0 or 1	FIOR55-0		•	v	v	v	v	v	×	v
1.50	P30	0	×	0	0	×	_	_	×	-	✓	~	~	~	✓	✓	~	✓	\checkmark
	TI01	Ī	×	1	0 or 1	0	_	_	0 or 1	PIOR01=0	~	~	~	~	~	~	~	~	~
	TO01	Ö	0	0	0	×	-	-	×	PIOR11=0	~	~	✓	~	✓	✓	~	✓	✓
		1	×	1	0 or 1	0	-	-	0 or 1					,	,		/		~
	TRDIOD1	0	0	0	0	×	-	-	×	-	~	~	~	~	~	~	~	~	Ý
	SSI00	Ι	×	1	0 or 1	0 or 1	-	-		PIOR40=0	✓	✓	✓	\checkmark	✓	~	✓	✓	\checkmark
	INTP2		×	1	0 or 1	0	-	-	0 or 1	PIOR52=0	~	~	✓	✓	✓	~	✓	✓	\checkmark
	SNZOUT0	0	0	0	0	×	-	-	×	PIOR60=0	✓	✓	✓	✓	✓	✓	✓	✓	✓
P31	P31		×	1	0 or 1	-	-	-	-	_	~	~	~	\checkmark	_	~	~	~	_
		0	×	0	0	-	-	-	-			/		/					
	TI14 TO14	 0	× 0	1 0	0 or 1		-	-	-	PIOR24=0 PIOR34=0	✓ ✓	✓ ✓	✓ ✓	\checkmark	-	-	-	-	-
	STOPST	0	0	0	0	_	_	_	_	(Note)	✓ ✓	✓ ✓	✓ ✓	✓ ✓	-	- ✓	- ✓	- ✓	-
	(INTP2)	1	×	1	0 or 1	-	_	_	_	PIOR52=1	▼ ✓	▼ ✓	v √	▼ √	-	▼ ✓	▼ √	▼ ✓	_
P32		1	×	1	0 or 1	-	×	_	_										
	P32	0	×	0	0	-	0	-	-	-	~	~	~	~	-	~	~	~	-
	TI16	Ĩ	×	1	0 or 1	-	×	-	-	PIOR26=0	✓	✓	✓	✓	-	-	-	-	-
	TO16	0	0	0	0	-	0	-	-	PIOR36=0	~	✓	✓	\checkmark	I	-	-	-	-
	(SO11)	0	1	0	0	_	0 or 1	_	_	PIOR43=0	~	~	~	\checkmark	_	~	~	~	
					-					PIOR92=1					<u> </u>				
DCC	INTP7	1	×	1	0 or 1	-	×	-	-	-	✓	✓	✓	✓	-	✓	✓	✓	-
P33	P33		×	1	-	-	-	0	-	-	~	~	✓	\checkmark	\checkmark	~	~	\checkmark	\checkmark
		0	×	0	-	-	-	0	-				/			/	/		
			×	1	-	-	-	1	-	-	✓ ✓	✓ ✓	✓ ✓	✓ ✓	✓ ✓	✓ ✓	✓ ✓	✓ ✓	✓ ✓
P34	ANI6		×	1	-	-	-	1	_	-				•	v	•		v	
r-34	P34	0	×	0	-	_	_	0	_	-	✓	✓	✓	~	✓	✓	~	✓	~
	AVREFM	1	×	1	_	_	_	1	_	-	~	~	✓	~	~	~	✓	✓	~
	ANI7	i	×	1	-	_	_	1	-	-	✓	✓	V	✓	✓	· •	√	✓	✓
L												·	·	·					

Note. The STOPST function is selected when the STPSEL bit in the STPSTC register is clear to 0.

Table 1.2 Port Related Register Settings When Using Each Peripheral Function (3/7)

					-		Related Re			-			.78/F	24	-		RL78	/F21	3
Port	Pin Function	I/O	Pmn	PMmn	PUmn	PIMmn	POMmn		PITHLmn	PIORpq	100	80			32		64		
P40	P40	Ι	×	1	0 or 1	-	-	-	-		~	~	~	~	~	~	~	~	~
	-	0	×	0	0	-	-	-	-	-									
	TOOL0	-	-	-	-	-	-	-	-	-	✓	✓	~	✓	✓	✓	✓	~	~
P41	P41	 0	×	1 0	0 or 1 0	-	-	-	0 or 1 ×	-	✓	✓	~	✓	✓	\checkmark	✓	~	✓
	TI10	0	×	1	0 or 1	_	-	_	0 or 1	PIOR20=0	~	~	~	~	~	~	~	~	~
	TO10	0	0	0	0	_	-	_	×	PIOR30=0	✓	. ✓	✓	✓	· •	√	√	✓	√
	TRJIO0	1	×	1	0 or 1	-	-	_	0 or 1		~	~	~	~	~	~	~	~	~
		0	0	0	0	-	-	-	×	-									
	TRD0RES		×	1	0 or 1	-	-	-	0 or 1	-	✓	✓	✓	✓	✓	✓	✓	✓	✓
	(SI10)	I	×	1	0 or 1	-	-	-	0	PIOR42=0 PIOR91=1	✓	✓	~	✓	✓	\checkmark	✓	✓	✓
										PIOR42=0	,	,		,	,	,	,	,	
	(RXD1)	I	×	1	0 or 1	-	-	-	0 or 1	PIOR91=1	~	~	~	~	~	~	~	~	~
	VCOUT0	0	×	0	0	-	-	-	×	-	✓	✓	✓	✓	✓	-	-	-	-
P42	SNZOUT2	0	0 ×	0	0	-	-	-	×	PIOR62=0	~	~	✓	✓	✓	~	~	~	✓
P42	P42	0	×	0	0 or 1 0	_	-	_		-	✓	~	✓	-	-	✓	✓	-	-
	(LTXD0)	Õ	1	0	0	-	-	-	_	PIOR44=1	~	✓	~	-	-	✓	✓	-	-
P43	P43	1	×	1	0 or 1	-	-	_	0 or 1	_	~	~	~	_	_	~	~		
		0	×	0	0	-	-	-	×									-	_
D44	(LRXD0)		×	1	0	-	-	-	0	PIOR44=1	~	✓	✓	-	-	✓	✓	-	-
P44	P44	 0	×	1	0 or 1 0	-	-	_	-	-	✓	~	-	-	-	~	-	-	-
	(TI07)	1	×	1	0 or 1	_	_	_	_	PIOR07=1	~	~	_	-	-	~	-	-	-
		0	0	0	0		_	_		PIOR17=1	~	~				~		-	
	(TO07)	0				-	-	-	-	PIOR90=0	v	v	_	-	-	•	-	-	_
P45	P45		×	1	0 or 1	-	-	-	-	_	~	~	_	_	_	~	_	_	_
	(TI10)	0	×	0	0 0 or 1	-	-	-	-	PIOR20=1	~	~	_	_	_	~		1	
	(TO10)	0	0	0	0011	_	_	_	_	PIOR20=1	• √	• •	_	_	_	• •	-	_	_
P46			×	1	0 or 1	-	-	-	-		~	~				~			
	P46	0	×	0	0	-	-	-	-	-			-	-	-	~	-	-	-
	(TI12)		×	1	0 or 1	-	-	-	-	PIOR22=1	✓	✓	-	-	-	✓	-	-	-
P47	(TO12)	0	0 ×	0	0 0 or 1	_	-	_	-	PIOR32=1	~	~	-	-	-	~	-	-	-
F47	P47	0	×	0	0011	_	_	_	_	-	✓	✓	-	-	-	✓	-	-	-
	INTP13		×	1	0 or 1	-	-	-	-	-	✓	✓	-	-	-	~	-	I	_
P50	P50	Ι	×	1	0 or 1	_	_	_	0 or 1	_	~	~	~	_	_	~	~	-	
		0	×	0	0	-	-	-	×										_
	SSI01 (INTP3)		×	1	0 or 1	-	-	-	0	PIOR41=1 PIOR53=1	✓ ✓	✓ ✓	✓ ✓	-	-	✓ ✓	✓ ✓	-	_
P51			×	1	0 or 1 0 or 1	_	-	_	0 or 1 -	FIOR55-1				-	-			-	_
	P51	0	×	0	0	-	-	-	-	-	~	~	~	-	-	~	~	-	-
	(SO01)		1	0	0	-	-	-	-	PIOR41=1	✓	✓	✓	-	-	✓	✓	-	-
	INTP11	1	×	1	0 or 1	-	-	-	-	-	✓	✓	~	-	-	~	✓	-	-
P52	P52	0	×	1 0	0 or 1 0	_	-	-	0 or 1 ×	-	~	\checkmark	~	-	_	\checkmark	✓	-	-
		1	×	1	0 or 1	_	_	-	0										
	SCK01	0	1	0	0	-	-	-	×	PIOR41=1	~	~	~	-	-	~	~	-	-
	(STOPST)	0	0	0	0	-	-	-	×	(Note)	~	✓	~	-	-	✓	✓	-	-
P53	P53		×	1	0 or 1	-	-	-	0 or 1	-	~	~	~	_	_	\checkmark	~	_	_
	(SI01)	0	×	0	0 0 or 1	-	-	-	× 0	PIOR41=1	~	~	~		_	~	~		
	INTP10		×	1	0 or 1	_	_	_	0 or 1	- FIUR41-1	▼ ✓	▼ ✓	▼ ✓	-	_	▼ ✓	▼ ✓	-	-
P54	P54	Ι	×	1	0 or 1	0	-	-	0 or 1	_	~	~	_			~			
		0	×	0	0	×	-	-	×					_	-		_	-	_
	(TI11)		×	1	0 or 1	0	-	-	0 or 1	PIOR21=1	✓	✓	-	-	-	✓	-	-	_
	(TO11) SSI10	0	0 ×	0	0 0 or 1	× 0 or 1	-	-	× 0	PIOR31=1 PIOR42=0	✓ ✓	✓ ✓	-	-	-	✓ ✓	-	-	-
P55			×	1	0 or 1	-	_	_	-								-	-	-
	P55	0	×	0	0	-	_	_	-	-	~	~	-	-	-	~	-	-	-
	(TI13)	Ι	×	1	0 or 1	-	-	-	-	PIOR23=1	✓	✓	-	-	-	✓	-	Ι	-
-	(TO13)	0	0	0	0	-	_	-	-	PIOR33=1	~	~	I	-	Ι	~	I	I	-
P56	P56	 0	×	1	0 or 1	-	-	-	-	-	~	\checkmark	-	-	_	~	_	_	-
	(TI15)	0	×	0	0 0 or 1	-	-	-	-	PIOR25=1	~	~	_	_	_	_	_	-	_
	(TO15)	0	0	0	0	_	_	_	_	PIOR35=1	✓	~	-	-	-	-	-	-	-
	(SNZOUT1)	0	0	0	0	-	_	-	-	PIOR61=1	✓	~	-	-	-	✓	-	-	-
P57	P57		×	1	0 or 1	-	-	-	-	_	~	~	_	_	-	~	_	_	_
		0	×	0	0	-	-	-	-		· ✓	√							
	(TI17) (TO17)	0	× 0	1 0	0 or 1 0	_	-	_	-	PIOR27=1 PIOR37=1	✓ ✓	✓ ✓	-	_	-	-	_	-	-
	(SNZOUT0)	0	0	0	0	_	_	_	_	PIOR37=1 PIOR60=1	• √	• √	_	-	-	- ✓	-	_	_
	/													-	-	_			

Note. The STOPST function is selected when the STPSEL bit in the STPSTC register is set to 1.

Table 1.2 Port Related Register Settings When Using Each Peripheral Function (4/7)

					-		-		<u> </u>	renpile	-				- (-				_
Port	Pin Function	I/O	Pmn	PMmn	PUmn	PIMmn	Related Re POMmn		PITHLmn	PIORpq	100		.78/F 64		32		RL78 64		
P60			×	1 F IVIIIII	0 or 1	- F IIVIIIII	x		0 or 1	FIOTtpq									
1.00	P60	0	×	0	0011	_	0	_	×	-	~	✓	~	✓	~	~	~	~	~
	(7004)						-			PIOR11=1	,	,	,	,	,	,		,	
	(TO01)	0	0	0	0	-	0	-	×	PIOR90=1	~	~	~	~	~	~	~	~	~
	(SCK00)	Ι	×	1	0 or 1	-	×	-	0	PIOR40=1	~	~	~	~	~	~	~	~	~
		0	1	0	0	-	0 or 1	-	×										
	(SCL00)	0	1	0	0	-	0 or 1	-	×	PIOR40=1	√	✓	✓	✓	~	✓	✓	✓	✓
P61	P61		×	1	0 or 1	-	×	-	0 or 1	_	~	~	~	~	~	~	~	✓	\checkmark
		0	×	0	0	-	0	-	×										<u> </u>
	(TO02)	0	0	0	0	-	0	-	×	PIOR12=1 PIOR90=1	~	✓	~	✓	✓	✓	✓	✓	✓
	(SI00)	1	×	1	0 or 1	_	×	_	0	PIOR40=1	✓	~	~	~	~	~	~	~	✓
	(SDA00)	I/O	1	0	0	-	1	-	0	PIOR40=1	✓	✓	~	✓	~	✓	✓	✓	✓
	(RXD0)	I	×	1	0 or 1	-	×	-	0 or 1	PIOR40=1	✓	✓	✓	✓	✓	✓	✓	✓	✓
P62	P62	I	×	1	0 or 1	0	×	-	0 or 1		~	~	~	~	~	~	~	~	\checkmark
	F UZ	0	×	0	0	×	0	-	×	_	•	•	•	•	•	•	•	•	Ľ
	(TO03)	0	0	0	0	×	0	_	×	PIOR13=1	~	~	~	~	~	~	~	~	\checkmark
		-	-	-	-		-			PIOR90=1									
	(SO00)	0	1	0	0	×	0 or 1	-	×	PIOR40=1	√	✓	✓	✓	✓	✓	✓	✓	✓
1	(TXD0)	0	1	0	0	x 0 or 1	0 or 1	-	×	PIOR40=1	✓ ✓	✓ ✓	✓ ✓	✓ ✓	✓ ✓	✓ ✓	✓ ✓	 ✓ 	✓ ✓
P63	SCLA0	1/0	1 ×	0	0 or 1	0 or 1 0	1 x	-	0 0 or 1	-		~	×	v	~	v	v	v	×
F03	P63	0	×	0	0 0 1	×	0 X	_	v or 1	-	✓	✓	~	✓	✓	✓	✓	~	✓
								_		PIOR17=1									
	(TO07)	0	0	0	0	×	0	-	×	PIOR17=1 PIOR90=1	✓	~	~	~	~	~	~	~	~
	(SSI00)	1	×	1	0 or 1	0 or 1	×	-	0	PIOR40=1	~	✓	✓	✓	✓	✓	✓	✓	✓
	SDAA0	I/O	1	0	0	0 or 1	1	_	0	_	✓	✓	✓	✓	✓	✓	✓	✓	✓
P64		I	×	1	0 or 1	_	-	-	_		~	~				~			
	P64	0	×	0	0	-	-	-	-	_	~	~	-	-	-	~	-	-	
	(TI14)	I	×	1	0 or 1	-	-	-	-	PIOR24=1	✓	✓	-	-	-	-	-	١	-
	(TO14)	0	0	0	0	-	-	-	-	PIOR34=1	~	✓	-	-	-	I	-	I	-
	(SNZOUT3)	0	0	0	0	1	-	1	-	PIOR63=1	✓	~	Ι	1	Ι	~	-	Ι	—
P65	P65	1	×	1	0 or 1	-	-	-	-	_	~	~	_	_	_	~	_	_	
		0	×	0	0	-	-	-	-							-			
	(TI16)		×	1	0 or 1	-	-	-	-	PIOR26=1	√	✓	-	-	-	-	-	-	—
	(TO16)	0	0	0	0	-	-	-	-	PIOR36=1	✓	✓	-	-	-	-	-	-	
Daa	(SNZOUT2)	0	0	0	0	-	-	-	-	PIOR62=1	✓	✓	-	-	-	✓	-	-	-
P66	P66	0	×	1	0 or 1	-	-	-	-	-	✓	✓	-	-	-	\checkmark	-	_	-
	(TI00)	0	×	0	0 0 or 1	_	-	-	_	PIOR00=1	~	~	_	_	_	~		I	<u> </u>
	(TO00)	0	0	0	0011	_	_	_	_	PIOR00=1 PIOR10=1	▼ √	▼ ✓	-	-	-	▼ ✓	-		_
P67		I	×	1	0 or 1	_	_	_	_	1101(10=1			_	_	_		_	_	<u> </u>
1.07	P67	0	×	0	0	_	_	_	_	-	~	~	-	-	-	~	-	-	-
	(TI02)	Ĭ	×	1	0 or 1	_	_	_	_	PIOR02=1	✓	~	_	-	_	✓	_	1	-
			0							PIOR12=1	~	~				~			
	(TO02)	0	0	0	0	-	-	-	-	PIOR90=0	~	~	-	-	-	~	-	-	-
P70	P70	I	×	1	0 or 1	0	×	0 or 1	0 or 1		~	1	~	~		~	~	~	
		0	×	0	0	×	0	0	×	_	•	•	•	•	_	•	•	•	_
1	ANI26	Ι	×	1	0	×	×	1	×	_	✓	✓	✓	✓	-	~	~	~	
	TI15		×	1	0 or 1	0	×	0	0 or 1	PIOR25=0	✓	✓	✓	√	-	-	-	-	
	TO15	0	0	0	0	×	0	0	X O an A	PIOR35=0	√	✓	✓	✓	-	-	-	-	
	INTP8		×	1	0 or 1	0	×	0	0 or 1		✓ ✓	✓ ✓	✓ ✓	✓ ✓	-	✓ ✓	✓ ✓	✓ ✓	-
	SI11 SDA11		× 1	1	0 or 1	0 or 1	× 1	0	0	PIOR43=0	✓ ✓	✓ ✓	✓ ✓	✓ ✓	-	✓ ✓	✓ ✓	✓ ✓	
	SDA11 SNZOUT4	1/O 0	1	0	0	0 or 1 ×	1 0	0	0 ×	PIOR43=0 PIOR64=0	✓ ✓	✓ ✓	✓ ✓	✓ ✓	-	✓ ✓	✓ ✓	✓	_
P71		1	×	1	0 or 1	0	×	0	0 or 1	101104-0					-				-
	P71	0	×	0	0011	×	0	0	×	-	✓	~	✓	✓	-	✓	✓	✓	-
	ANI27	1	×	1	0	×	×	1	×	_	~	~	~	~	-	~	~	~	_
	TI17	i	×	1	0 or 1	0	×	0	0 or 1	PIOR27=0	√	✓	✓	✓	-	✓	√	✓	_
	TO17	0	0	0	0	×	0	0	×	PIOR37=0	✓	~	~	✓	-	✓	✓	~	_
	INTP6	Ĩ	×	1	0 or 1	0	×	0	0 or 1	-	✓	✓	✓	✓	-	✓	✓	✓	-
		Ι	×	1	0 or 1	0 or 1	×	0	0		~	~	~	1		~	~	~	
	SCK11	0	1	0	0	×	0 or 1	0	×	PIOR43=0	Ý	Ĺ	Ľ	Ľ		Ľ	ľ.	v	_
	SCL11	0	1	0	0	×	0 or 1	0	×	PIOR43=0	✓	✓	✓	✓	-	✓	✓	\checkmark	-
	SNZOUT5	0	0	0	0	×	0	0	×	PIOR65=0	✓	✓	✓	✓	-	~	✓	~	
P72	P72	1	×	1	0 or 1	-	0	0	-	_	~	~	~	~	_	~	~	~	_
1		0	×	0	0	-	0	0	-										\square
	ANI28		×	1	0	-	×	1	-	-	~	✓	✓	✓	-	~	~	~	-
	(CTXD0)	0	1	0	0	-	0	0	-	PIOR46=1	~	~	✓	~	-	-	-	-	-
1	SO11	0	1	0	0	-	0 or 1	0	-	PIOR43=0 PIOR92=0	✓	~	✓	~	-	~	~	✓	-
	SNZOUT6	0	0	0	0	_	0	0	_	PIOR92=0 PIOR66=0	~	~	~	~	_	~	~	~	_
L	SINZUUTO	0	U	U	U		U	U			*	۷	۷	۲	-	۲	۲	*	. –



Table 1.2 Port Related Register Settings When Using Each Peripheral Function (5/7)

					-		Related Re		J	Fenpile			.78/F		1-	-	RL78	2/E2'	2
Port	Pin Function	I/O	Pmn	PMmn	PUmn	PIMmn	POMmn	PMCmn	PITHLmn	PIORpq	100			24 48	32		64		
P73		1	×	1	0 or 1	0	_	0	0 or 1		~	~	~	~		~	~	~	
	P73	0	×	0	0	×	-	0	×	-				~	-	~	~	~	-
	ANI29	1	×	1	0	×	-	1	×	-	✓	✓	✓	✓	-	~	✓	✓	-
	(CRXD0)		×	1	0 0 or 1	0	-	0	0	PIOR46=1	✓ ✓	✓ ✓	✓ ✓	✓ ✓	-	_ ✓	- ~	-	-
	SSI11 SNZOUT7	0	0	0	0011	0 or 1 ×	_	0	×	PIOR43=0 PIOR67=0	v √	▼ ✓	▼ ✓	▼ ✓	_	▼ ✓	▼ ✓	▼ ✓	_
P74		ī	×	1	0 or 1	_	_	0	-									Ė	
	P74	0	×	0	0	-	-	0	-	-	~	~	~	-	-	~	~	-	-
	ANI30	Ι	×	1	0	-	-	1	-	-	✓	✓	✓	Ι	Ι	✓	✓	-	-
	(SO10)	0	1	0	0	-	-	0	-	PIOR42=1	✓	✓	✓	-	-	✓	✓	-	-
P75	(TXD1)	0	1 ×	0	0 0 or 1	-	-	0	- 0 or 1	PIOR42=1	~	~	✓	-	-	~	✓	-	_
F73	P75	0	×	0	0011	_	_	_	×	-	~	✓	~	-	-	~	~	-	-
	(SI10)	Ĩ	×	1	0 or 1	-	-	-	0	PIOR42=1	✓	✓	~	-	-	~	~	-	-
	(RXD1)	I	×	1	0 or 1	-	-	-	0	PIOR42=1	✓	✓	~	-	-	✓	\checkmark	-	-
P76	P76		×	1	0 or 1	-	-	-	0 or 1	_	~	\checkmark	~	_	_	\checkmark	~	_	_
		0	×	0	0 0 or 1	-	-	-	× 0									-	
	SCK10	0	1	0	0011	_	_	_	×	PIOR42=1	✓	✓	✓	-	-	✓	✓	-	-
P77	D ==	1	×	1	0 or 1	-	_	-	0 or 1			,							
	P77	0	×	0	0	-	-	-	×	-	~	~	~	-	-	~	~	-	-
	(SSI10)	Ι	×	1	0 or 1	-	-	-	0	PIOR42=1	✓	~	~	-	-	~	~	1	-
Daa	INTP12		×	1	0 or 1	_	-	-	0 or 1	-	~	~	✓	-	-	✓	✓	-	-
P80	P80	0	×	1	-	-	-	0	-	-	✓	\checkmark	~	~	~	\checkmark	~	~	~
	ANIO	1	×	1	_	_	_	1	_	_	~	~	~	~	~	~	~	~	~
	ANO0	Ö	×	1	-	-	-	1	-	-	✓	✓	~	✓	~	-	-	-	-
P81	P81	I	×	1	-	-	-	0	-	_	~	~	~	~	~	~	~	~	~
		0	×	0	-	-	-	0	-										
Dee	ANI1		×	1	-	-	-	1	-	-	✓	✓	✓	✓	✓	✓	✓	✓	~
P82	P82	0	×	1	-	-	-	0	-	-	✓	✓	~	✓	✓	~	✓	~	✓
	ANI2	ī	×	1	_	_	_	1	_	_	✓	✓	~	✓	~	~	~	~	~
	IVCMP00	Ι	×	1	-	-	-	1	-	-	✓	✓	✓	✓	✓	-	-	_	-
P83	P83	Ι	×	1	-	-	-	0	-	_	~	~	~	~	~	~	~	~	\checkmark
		0	×	0	-	-	-	0	-										
	ANI3 IVCMP01		×	1	_	_	-	1	_	_	✓ ✓	✓ ✓	✓ ✓	✓ ✓	✓ ✓	✓ -	~	~	✓
P84			×	1	_	_	_	0	_								-		_
	P84	Ö	×	0	_	-	-	0	-	-	~	~	~	~	~	~	~	~	~
	ANI4	Ι	×	1	-	-	-	1	-	-	✓	✓	✓	✓	✓	✓	\checkmark	\checkmark	\checkmark
Doc	IVCMP02	1	×	1	-	-	-	1	-	-	✓	✓	✓	✓	✓	-	-	-	-
P85	P85	0	×	1	-	-	-	0	-	-	~	\checkmark	✓	~	~	~	~	~	\checkmark
	ANI5	1	×	1	-	-	-	1	-	-	~	~	~	~	~	~	~	~	~
	IVCMP03	i	×	1	_	-	_	1	_	-	√	✓	✓	· •	· ~	-	-	-	_
	IVREF0	I	×	1	-	-	-	1	-	-	✓	\checkmark	✓	✓	✓	I	_	_	-
P86	P86	I	×	1	-	-	-	0	-	-	~	~	~	~	1	~	~	~	_
		0	×	0	-	-	-	0	-										
P87	ANI8		×	1	-	_	_	0	_	-	v	v	~	~	-	v	~	~	_
107	P87	0	×	0	-	-	-	0	-	-	~	~	~	~	-	~	~	~	-
	ANI9	I	×	1	-	-	-	1	-	-	✓	~	✓	~	-	~	~	~	-
P90	P90		×	1	-	-	-	0	-	_	~	~	~	~	_	~	~	~	_
		0	×	0	-	-	-	0	-										
P91	ANI10		×	1	-	-	-	1	-	-	~	~	✓	~	-	~	~	~	-
1.91	P91	0	×	0	_	_	_	0	_	-	~	~	~	~	-	~	~	~	-
	ANI11	Ĭ	×	1	-	-	-	1	-	-	✓	~	✓	~	-	~	~	~	-
P92	P92	Ι	×	1	-	-	-	0	-	_	~	~	~	~	_	~	~	~	_
		0	×	0	-	-	-	0	-										
DO2	ANI12	1	×	1	-	-	-	1	-	-	✓	~	✓	~	-	~	~	~	-
P93	P93	0	×	0	-	-	-	0	-	-	~	~	~	-	-	~	~	-	-
1	ANI13	1	×	1	_	_	_	1	_	-	~	~	~	-	-	~	~	_	-
P94	P94	I	×	1	-	-	-	0	-	_	~	~	~	_	_	~	~		
		0	×	0	-	-	-	0	-									_	_
Doc	ANI14	1	×	1	-	-	-	1	-	-	~	~	~	-	-	~	~	-	-
P95	P95	0	×	1	-	-	-	0	-	-	~	\checkmark	~	-	_	~	~	_	_
	ANI15	0	×	1	-	-	-	0	-	_	~	~	~	-	_	~	~	_	_
P96		1	×	1	-	_	_	0	_										
	P96	Ö	×	0	-	_	_	0	-	-	~	~	~	-	-	~	~	-	-
	ANI16	Ι	×	1	-	-	_	1	-	-	✓	✓	✓	-	-	✓	\checkmark	-	-
P97	P97		×	1	-	-	-	0	-	-	~	~	1	-	1	~	Ι	I	_
1		0	×	0	-	-	-	0	-								\vdash		
L	ANI17		×	1	-	-	-	1	-	-	✓	✓	-	-	-	\checkmark	-	-	-



	14810 1			atea ite	-		-		9 _ 4011	Penphe					. (•	-	RL78		,
Port	Pin Function	I/O	Pmn	PMmn	PUmn	n the Port PIMmn	POMmn		PITHLmn	PIORpq	100	80	78/F 64	48	32		64		
P100		1/0	×	1				0	_	тютф		00	04	40	52	00	04	40	52
1 100	P100	0	×	0	_	_	_	0	_	-	~	-	-	-	-	-	-	-	-
1 1	ANI18	I	×	1	-	-	-	1	-	-	✓	-	-	-	-	-	-	-	-
P101	P101	Ι	×	1	-	-	-	0	-	_	~	1	1	_	-	1		١	1
		0	×	0	-	-	-	0	-										
P102	ANI19		×	1 1	-	-	-	1	-	-	✓	-	-	-	-	-	-	-	-
P102	P102	0	×	0	_	_	_	0	_	-	~	-	-	-	-	-	-	-	-
1	ANI20	1	×	1	_	_	_	1	_	_	~	-	-	-	_	-	-	-	-
P103		I	×	1	-	-	-	0	-										
	P103	0	×	0	_	_	-	0	_	-	~	-	-	-	-	-	-	-	-
	ANI21	1	×	1	-	-	-	1	-	-	~	-	-	-	-	-	-	-	-
P104	P104		×	1	-	-	-	0	-	_	~	_	_	_	_	_	_	_	_
1	ANI22	0	×	0	-	-	-	0	-	_	~	-	-	_	_	_	_	_	
P105			×	1	_	_	-	0	-	-	•	-	-	-	-	-	-	-	-
1 100	P105	0	×	0	_	-	-	0	-	-	~	-	-	-	-	-	-	-	-
1 1	ANI23	1	×	1	-	-	-	1	-	-	~	-	-	-	-	-	-	-	-
P106	P106		×	1	0 or 1	-	-	-	-	_	~	1	۱	_	_	1	_	_	-
1	1 100	0	×	0	0	-	-	-	-		•								
	(LTXD1)	0	1	0	0	-	-	-	-	PIOR45=1 PIOR93=0	~	-	-	-	-	-	-	-	-
P107		1	×	1	0 or 1	_	_	-	0 or 1	1-10493=0		-	-			-			
07	P107	0	×	0	0	_	_	-	×	-	~	-	-	-	-	-	-	-	-
	(LRXD1)	1	×	1	0 or 1	_	_		0	PIOR45=1	~	_		_					
	(LRADT)	1	^			_		-	-	PIOR93=0	•	-	-	-	-	-	-	-	-
P120	P120		×	1	0 or 1	-	×	0	0 or 1	_	~	~	~	~	~	\checkmark	~	~	~
1	ANI25	0	×	0	0	-	0 ×	0	×		~	~	~	~	~	~	✓	~	~
1	TI07		×	1	0 or 1	-	×	0	0 or 1	PIOR07=0		▼ √	▼ ✓	▼ ✓	▼ ✓	▼ ✓	▼ √	▼ √	▼ ✓
1	T007	0	0	0	0	_	0	0	×	PIOR17=0		✓	✓	✓	✓	✓	·	·	✓
1 1	TRDIOD0	I	×	1	0 or 1	_	×	0	0 or 1			~	~	~	~	~	~	~	1
		0	0	0	0	-	0	0	×	PIOR73=0				~	~	v	~		v
	SO01	0	1	0	0	-	0 or 1	0	×	PIOR41=0	~	✓	~	~	✓	✓	\checkmark	\checkmark	✓
1	(SCK10)		×	1	0 or 1	-	×	0	0	PIOR42=0	~	✓	\checkmark	~	~	\checkmark	\checkmark	\checkmark	✓
		0	1	0	0	-	0 or 1	0	×	PIOR91=1 PIOR45=1									
	(LTXD1)	0	1	0	0	-	0	0	×	PIOR93=1	~	~	~	~	~	-	-	-	-
1 1	INTP4	I	×	1	0 or 1	_	×	0	0 or 1	-	✓	✓	✓	✓	✓	✓	✓	✓	✓
P121	P121		×	-	-	-	-	-	-	-	~	✓	~	\checkmark	✓	~	\checkmark	\checkmark	✓
	X1	-	×	-	-	-	-	-	-	-	~	✓	✓	✓	~	✓	\checkmark	\checkmark	✓
P122	P122	I	×	-	-	-	-	-	-	-	✓ ✓	✓ ✓	✓ ✓	✓ ✓	✓ ✓	✓ ✓	✓ ✓	✓ ✓	✓ ✓
1	X2 EXCLK	-	×	-	-	-	-	-	-	-	✓ ✓	✓ ✓	✓ ✓	✓ ✓	✓ ✓	✓ ✓	 ✓ 	 ✓ 	✓
P123	P123		×	_	_	_	_	_	_	_	• •	• •	• •	•	-	• •	• √	• •	-
1 120	XT1	-	×	_	_	_	_	_	-	_	· •	✓	· ~	✓	-	· •	·	·	-
P124	P124	1	×	-	-	-	-	-	-	-	~	✓	✓	✓	-	✓	\checkmark	~	-
1	XT2	-	×	-	-	-	-	-	-	-	~	~	~	✓	-	~	✓	~	-
	EXCLKS	1	×	-	-	-	-	-	-	-	✓	✓	~	~	-	✓	✓	~	-
P125	P125		×	1	0 or 1	0	-	0	0 or 1	_	~	\checkmark	\checkmark	\checkmark	~	\checkmark	\checkmark	\checkmark	✓
	ANI24	0	×	0	0	×	-	0	×	_	~	~	~	~	~	~	~	~	~
	TI03	1	×	1	0 or 1	0	_	0	0 or 1	PIOR03=0		✓	· ~	✓	· ~	· √	✓	✓	· ~
	TO03	0	0	0	0	×	-	0	×	PIOR13=0		✓	✓	✓	✓	✓	✓	✓	✓
	TRDIOB0		×	1	0 or 1	0	-	0	0 or 1	PIOR71=0	~	~	~	~	~	~	~	~	~
		0	0	0	0	×	-	0	×										
	SSI01	I	×	1	0 or 1	0 or 1	-	0	0	PIOR41=0 PIOR45=1		~	✓	✓	~	~	✓	~	~
	(LRXD1)	Т	×	1	0 or 1	0	-	0	0	PIOR45=1 PIOR93=1	~	~	~	✓	~	-	-	-	-
	INTP1	1	×	1	0 or 1	0	-	0	0 or 1	-	~	~	~	~	~	~	✓	~	~
	SNZOUT1	0	0	0	0	×	-	0	×	PIOR61=0	✓	✓	✓	✓	✓	✓	✓	✓	✓
P126	P126		×	1	0 or 1	-	-	-	-	_	~	~	_	_	_	~		_	_
		0	×	0	0	-	-	-	-									_	_
1 1	(TI01)	I	×	1	0 or 1	-	-	-	-	PIOR01=1	~	~	-	-	-	~	-	-	-
()	(TO01)	0	0	0	0	-	-	-	-	PIOR11=1 PIOR90=0	~	~	-	-	-	~	-	-	-
	()	1	×	1	0 or 1	_	_	-	_										
P127						_	_	-	-	-	~	-	-	-	-	-	-	-	-
P127	P127	 0	×	0	0														_
P127			× ×	0	0 0 or 1	_	-	-	_	PIOR03=1	~	-	I	-	-	-	-	-	-
P127	P127 (TI03)	0	×	1	0 or 1					PIOR13=1	✓ ✓	-		-	-		-	-	-
	P127 (TI03) (TO03)	0 1 0	× 0	1 0	0 or 1 0			-	-	PIOR13=1 PIOR90=0	~	-	-	-	-	-	-	-	-
P127 P130	P127 (TI03) (TO03) P130	0 0	× 0 ×	1 0 -	0 or 1 0 -	- - -	- - -	-	-	PIOR13=1 PIOR90=0 -	✓ ✓	-	- ~	- ~	-	- ~	-	-	
	P127 (TI03) (TO03)	0 1 0	× 0	1 0	0 or 1 0			-	-	PIOR13=1 PIOR90=0	~	-	-	-	 	-	-	-	I I I I

Table 1.2 Port Related Register Settings When Using Each Peripheral Function (6/7)



Table 1.2 Port Related Register Settings When Using Each Peripheral Function (7/7)

					Bit i	n the Port	Related R	egisters				RL	.78/F	24		F	RL78	8/F23	3
Port	Pin Function	I/O	Pmn	PMmn	PUmn	PIMmn	POMmn	PMCmn	PITHLmn	PIORpq	100	80	64	48	32	80	64	48	32
P140	P140	Ι	×	1	0 or 1	-	-	-	-		~	~	~	~		~		~	
	F 140	0	×	0	0	-	-	-	-	-	v	•	v	v	-	v	v	•	-
	TRD1RES	Ι	×	1	0 or 1	1	-	-	-	-	✓	~	~	✓	-	~	~	~	—
	PCLBUZ0	0	0	0	0	-	-	-	-	-	\checkmark	✓	✓	\checkmark	-	✓	\checkmark	✓	-
P150	P150	1	×	1	0 or 1	-	-	-	0 or 1	_	~	_	_	_	_	_	_	_	_
		0	×	0	0	-	-	-	×										
	(SSI11)	I	×	1	0 or 1	-	-	-	0	PIOR43=1	~	-	-	-	-	-	-	-	-
P151	P151		×	1	0 or 1	-	-	-	-	_	~	_	_	_	_	_	_	_	_
		0	×	0	0	-	-	-	-										
	(SO11)	0	1	0	0	-	-	-	-	-	✓	-	-	-	-	-	-	-	-
P152	P152		×	1	0 or 1	-	-	-	0 or 1	_	✓	_	_	_	_	_	_	_	_
	(014.4)	0	×	0	0	-	-	-	×										
D / 50	(SI11)	1	×	1	0 or 1	-	-	-	0	PIOR43=1	~	-	-	-	-	-	-	-	-
P153	P153		×	1	0 or 1	-	-	-	0 or 1	-	✓	_	_	_	_	_	_	_	_
		0	×	0	0	-	-	-	×										
	(SCK11)	0	× 1	0	0 or 1 0	-	-	-	0 ×	PIOR43=1	✓	-	-	_	-	-	_	_	-
P154		0	I X	1	0 or 1	-	-	-	× _										
F104	P154	0	×	0	0011	_	_	_	_	-	✓	-	-	-	-	-	-	_	-
	(SNZOUT7)	0	0	0	0	_	_	_	_	PIOR67=1	~	_	_	_	_		_	_	_
P155	/	U U	×	1	0 or 1	_	_	_	_	1101(07-1		_		_	_	_			_
1 100	P155	0	×	0	0011	_	_	_	_	-	✓	-	-	-	-	-	-	-	-
	(SNZOUT6)	0	0	0	0	_	_	_	_	PIOR66=1	✓	-	-	-	_	_	-	_	_
P156	(-	×	1	0 or 1	_	_	_	_										
	P156	0	×	0	0	-	_	-	_	-	~	-	-	-	-	-	-	-	-
	(SNZOUT5)	0	0	0	0	-	_	-	_	PIOR65=1	✓	_	_	_	-	_	_	-	_
P157			×	1	0 or 1	-	-	-	-					1					
	P157	0	×	0	0	-	-	_	-	-	~	-	-	-	-	-	-	-	-
	(SNZOUT4)	0	0	0	0	-	-	-	-	PIOR64=1	✓	-	-	-	-	-	-	-	-

Remarks ×

×	: Don't care
-	: No function
PIORpq	: Bit q of Peripheral I/O redirection register p
POMmn	: Bit n of Port output mode register m
PMCmn	: Bit n of Port mode control register m
PMmn	: Bit n of Port mode register m
Pmn	: Bit n of Port register m
PUmn	: Bit n of Pull-up resistor option register m
PIMmn	: Bit n of Port input mode register m
PITHLmn	: Bit n of Port input threshold control register m



					KR Pin A	ssignment				
	100	-pin	80-	-pin	64-	·pin	48-	·pin	32-	·pin
Function	PIOR50=0	PIOR50=1	PIOR50=0	PIOR50=1	PIOR50=0	PIOR50=1	PIOR50=0	PIOR50=1	PIOR50=0	PIOR50=1
KR0	P70	-	P70	-	P70	P87	P70	P83	-	P80
KR1	P71	-	P71	-	P71	P90	P71	P84	-	P81
KR2	P72	-	P72	-	P72	P91	P72	P85	-	P82
KR3	P73	-	P73	-	P73	P92	P73	P86	-	P83
KR4	P74	-	P74	-	P74	P93	-	P87	-	P84
KR5	P75	-	P75	-	P75	P94	-	P90	-	P85
KR6	P76	-	P76	-	P76	P95	-	P91	-	-
KR7	P77	-	P77	-	P77	P96	-	P92	-	-

Table 1.3 KR (Key Return) Pin Assignment

Remarks – : No function

Table 1.4 Port Related Register Setting When KR Pin Selection

Function	I/O	Pmn	PMmn	PUmn	PIMmn	POMmn	PMCmn	PITHLmn	PIORpq
KR0		×	1	0 or 1	0	×	0	0 or 1	PIOR50=×
KR1		×	1	0 or 1	0	×	0	0 or 1	PIOR50=×
KR2		×	1	0 or 1	0	×	0	0 or 1	PIOR50=×
KR3		×	1	0 or 1	0	×	0	0 or 1	PIOR50=×
KR4	I	×	1	0 or 1	0	×	0	0 or 1	PIOR50=×
KR5	I	×	1	0 or 1	0	×	0	0 or 1	PIOR50=×
KR6		×	1	0 or 1	0	×	0	0 or 1	PIOR50=×
KR7		×	1	0 or 1	0	×	0	0 or 1	PIOR50=×

Remarks × : Don't care



1.3 Setting of Output Port When Use a Peripheral Function

When use a peripheral function output, it is necessary to set the port latch (Pmn) of the output terminal.

Output Pins	Function	Port Latch Value	PMmn Value			
TOmn	Timer array unit output	Pmn=0	PMmn=0			
TRJIO0, TRJO0	Timer RJ output	Pmn=0	PMmn=0			
TRDIOji	Timer RDe output	Pmn=0	PMmn=0			
RTC1HZ	Real-time clock output	Pmn=0	PMmn=0			
PCLBUZ0	Clock / Buzzer output	Pmn=0	PMmn=0			
TxDq, SOp, SCKp, SCLr	Serial array unit output	Pmn=1	PMmn=0			
CTXD0	CAN / CAN-FD output	Pmn=1	PMmn=0			
LTXDn	RLIN3 output	Pmn=1	PMmn=0			
RESOUT	Reset output	Pmn=0	-			
STOPST	Standby function (stop status output)	Pmn=0	PMmn=0			
SNZOUTn	Standby function (SNOOZE status output)	Pmn=0	PMmn=0			
SDAr	Serial array unit input / output	Pmn=1	PMmn=0			
SCLA0, SDAA0	IICA0 input / output	Pmn=0	PMmn=0			
VCOUT0	Comparator output	Pmn=0	PMmn=0			
Remarks – : I	No function					
TOmn : ⁻	Fimer array unit output pin (m: 0, 1, n = 0 to 7)					
	Fimer RDe output pin (j: A, B, C, D, i = 0, 1)					
-	Serial array unit UART data transmission pin (q: 0, 1)					

: Serial array unit CSI clock output pin (p: 00, 01, 10, 11)

: SNOOZE status output pin (n: 0 to 7)

: Bit n of Port register m (m: 0 to 15, n: 0 to 7) : Bit n of Port mode register m (m: 0 to 15, n: 0 to 7)

: Serial array unit simplified-I2C clock output pin (r: 00, 01, 10, 11) : LIN / UART module (RLIN3) data transmission pin (n: 0, 1)

: Serial array unit simplified-I2C data input / output pin (r: 00, 01, 10, 11)

Table 1.5 Port Latch Setting in Peripheral Function

SCKp

SCLr

SDAr Pmn

PMmn

LTXDn SNZOUTn



1.4 Steps of Setting for Port Related Register

This section describes the steps of setting "1.2 Port Function Setting" by each function.

1.4.1 Digital I/O Port (Pmn)

1.4.1.1 Digital Output Port

The setting procedure for using a pin as digital output is shown below.

In using a port as digital output, the pin output from peripheral function need stop. The register settings for stop the output of peripheral function are shown Table 1.6.

- (1) Disables the function assigned to the target pin. Note
- (2) PMCmn = 0; (Select digital I/O pin)
- (3) POMmn = 0; (Set the port output mode (C-MOS))
- (4) PSRSEL.PSRxx = X; (Set the port output slew rate (Normal or Slow))
- (5) Pmn = X; (Set the port output latch)

(6) PMmn = 0; (Set the port direction (output mode))

Note: To disable the assigned function, take one of the followings.

- Set the PIORpq to assign it to another pin.
- Stop the assigned function. (See Table 1.6.)

Table 1.6 Settings to Stop Peripheral Function Digital Output

Output Pin	Related Function	Digital Output Stop Setting	
TOmn	Timer array unit output	TOm.TOmn = 0, TOEm.TOEmn = 0	
TRJIO0	Timer RJ output	TRJMR0.TMOD[2:0] = other "001B"	
TRJO0	Timer RJ output	TRJIOC0.TOENA = 0	
TRDIOAi, TRDIOBi, TRDIOCi, TRDIODi	Timer RDe output	TRDOER1.bit[7:0] = 1	
TXDq, SDAr, Sop	Serial array unit output	erial array unit output SOm.SOmn = 1, SOEm.SOEmn = 0, SEm.SEmn = 0	
SCKp, SCLr	Serial array unit output	SOm.CKOmn = 1, SOEm.SOEmn = 0, SEm.SEmn = 0	
SCLA0, SDAA0	IICA0 output	PER0.IICA0EN = 0	
CTXD0	CAN / CAN-FD output	PER2.CAN0EN = 0	
LTXD0, LTXD1	LIN output	PER2.LINnEN = 0	
RESOUT	Reset status output	RESOUTB in the User option byte 2 (000C2H) = 0	
PCLBUZ0	Clock output / Buzzer output	CKS0.PCLOE0 = 0	
RTC1HZ	Real-time clock output with error correction	th RTCC0.RCLOE1 = 0	
STOPST	STOP status output	STPSTC.STPOEN = 0	
SNZOUTn	SNOOZE status output	PSNZCNTx.OUTENn = 0	
VCOUT0	Comparator output	CMPCTL.COE = 0	



1.4.1.2 Digital Input Port (Pmn)

The setting procedure for using a pin as digital input is shown below.

- (1) PMCmn = 0; (Select digital I/O pin)
- (2) PMmn = 1; (Set the port direction (input mode))
- (3) PUmn = X; (Set the internal pull-up resistor (enable or disable))
- (4) PIMmn = 0; (Set the port input mode (C-MOS))
- (5) PITHLmn = X; (Set the input threshold (Schmitt 1 or Schmitt 3))

1.4.2 Analog Function

1.4.2.1 Analog Input / Output Port (ANIx, IVCMPx, IVREF0, ANO0)

The setting procedure for using a pin as analog input / output is shown below.

- (1) PMCmn = 1; (Select analog I/O pin)
- (2) PMmn = 1; (Set the port direction (input mode))
- (3) Set the analog function.

1.4.2.2 Comparator Digital Output Port (VCOUT0)

The setting procedure for using the P41 pin as the VCOUT0 is shown below.

- (1) Disables other functions assigned to the target pin. Note
- (2) P41 = 0; (Set the port output latch (value = 0))
- (3) PM41 = 0; (Set the port direction (output mode))
- (4) Set the comparator function.

Note: Refer to Table 1.6.



1.4.3 Timer Function

1.4.3.1 Timer Output Port

(a) TOmn (Timer array unit output)

The setting procedure for using the P30 pin as the TO01 is shown below.

- (1) Disable other functions assigned to the target pin. Note
- (2) PIOR1.PIOR11 = 0; (Assign the timer output pin)
- (3) POM30 = 0; (Set the port output mode (C-MOS))
- (4) P30 = 0; (Set the port output latch (value = 0))
- (5) PM30 = 0; (Set the port direction (output mode))
- (6) Set the timer function.

Note: Refer to Table 1.6.

Remark: Port related registers are different of each pin. Refer to the Table 1.2.

(b) TRJIO0, TRJO0 (Timer RJ output)

The setting procedure for using the P41 pin as the TRJO0 is shown below.

(1) Disable other functions assigned to the target pin. Note

- = 0; (Set the port output latch (value = 0)) (2) P41
- = 0; (Set the port direction (output mode)) (3) PM41

(4) Set the timer function.

Note: Refer to Table 1.6.

Remark: Port related registers are different of each pin. Refer to the Table 1.2.

(c) TRDIOji (Timer RDe output)

The setting procedure for using the P125 pin as the TRDIOB0 is shown below.

- (1) Disable other functions assigned to the target pin. Note
- (2) PMC125 = 0; (Select digital I/O pin)
- = 0; (Assign the timer output pin) (3) PIOR7.PIOR71
- (4) P125 = 0; (Set the port output latch (value = 0)) (4) P125 = 0; (Set the port output latch (value = 0))
 (5) PM125 = 0; (Set the port direction (output mode))
- (6) Set the timer function.

Note: Refer to Table 1.6.



(d) RTC1HZ (Real-time clock output)

The setting procedure for using the P15 pin as the RTC1HZ is shown below.

- (1) Disable other functions assigned to the target pin. Note
- (2) PIOR8.PIOR80 = 0; (Assign the timer output pin)
- (3) POM15 = 0; (Set the port output mode (C-MOS))
- (4) P15 = 0; (Set the port output latch (value = 0))
- (5) PM15 = 0; (Set the port direction (output mode))
- (6) Set the timer function.

Note: Refer to Table 1.6.

Remark: Port related registers are different of each pin. Refer to the Table 1.2.

(e) PCLBUZ0 (Clock / Buzzer output)

The setting procedure for using the P140 pin as the PCLBUZ0 is shown below.

- (1) Disables other functions assigned to the target pin. Note
- (2) P140 = 0; (Set the port output latch (value = 0))
- (3) PM140 = 0; (Set the port direction (output mode))
- (4) Set the timer function.

Note: Refer to Table 1.6. Remark: Port related registers are different of each pin. Refer to the Table 1.2.



1.4.3.2 Timer Input Port

(a) TImn (Timer array unit input)

The setting procedure for using the P17 pin as the TI00 is shown below.

- (1) PIOR0.PIOR00 = 0; (Assign the timer input pin)
- (2) PM17 = 1; (Set the port direction (input mode))
- (3) PU17 = X; (Set the internal pull-up resistor (enable or disable))
- (4) PIM17 = 0; (Set the port input mode (C-MOS))
- (5) PITHL17 = X; (Set the input threshold (Schmitt 1 or Schmitt 3))

(6) Set the timer function.

Remark: Port related registers are different of each pin. Refer to the Table 1.2.

(b) TRJIO0 (Timer RJ input)

The setting procedure for using the P41 pin as the TRJIO0 is shown below.

- (1) PM41 = 1; (Set the port direction (input mode))
- (2) PU41 = X; (Set the internal pull-up resistor (enable or disable))
- (3) PITHL41 = X; (Set the input threshold (Schmitt 1 or Schmitt 3))
- (4) Set the timer function.

Remark: Port related registers are different of each pin. Refer to the Table 1.2.

(c) TRDCLK0, TRDIOji, TRDxRES (Timer RDe input)

The setting procedure for using the P13 pin as the TRDIOA0 is shown below.

- (1) PIOR7.PIOR70 = 0; (Assign the timer input pin)
- (2) PM13 = 1; (Set the port direction (input mode))
- (3) PU13 = X; (Set the internal pull-up resistor (enable or disable))
- (4) PIM13 = 0; (Set the port input mode (C-MOS))
- (5) PITHL13 = X; (Set the input threshold (Schmitt 1 or Schmitt 3))
- (6) Set the timer function.



1.4.4 Serial Interface

1.4.4.1 Serial Interface Output Port

(a) TXDq, SCKp, SOp, SCLr (Serial array unit output)

The setting procedure for using the P62 pin as the TXD0 is shown below.

- (1) Disable other functions assigned to the target pin. Note
- (2) PIOR4.PIOR40 = 1; (Assign the serial output pin)
- (3) POM62 = X; (Set the port output mode (C-MOS or N-ch open drain))
- (4) P62 = 1; (Set the port output latch (value = 1))
- (5) PM62 = 0; (Set the port direction (output mode))
- (6) Set the serial function.

Note: Refer to Table 1.6.

Remark: Port related registers are different of each pin. Refer to the Table 1.2.

(b) CTXD0 (RS-CANFD lite output)

The setting procedure for using the P10 pin as the CTXD0 is shown below.

- (1) Disable other functions assigned to the target pin. Note
- = 0; (Assign the serial output pin) (2) PIOR4.PIOR46
- (3) POM10 = 0; (Set the port output mode (C-MOS))
- (4) P10 = 1; (Set the port output latch (value = 1))
- (5) PM10 = 0; (Set the port direction (output mode))
- (6) Set the serial function.

Note: Refer to Table 1.6.

Remark: Port related registers are different of each pin. Refer to the Table 1.2.

(c) LTXDn (RLIN3 output)

The setting procedure for using the P120 pin as the LTXD1 is shown below.

- (1) Disable other functions assigned to the target pin. Note
- (2) PIOR4.PIOR45 = 1, PIOR9.PIOR93 = 1; (Assign the RLIN3 output pin)
- (3) PMC120 = 0; (Select digital I/O pin)
 (4) POM120 = 0; (Set the port output mode (C-MOS))
- (5) P120 = 1; (Set the port output latch (value = 1))
- (6) PM120 = 0; (Set the port direction (output mode))
- (7) Set the serial function.

Note: Refer to Table 1.6.



1.4.4.2 Serial Interface Input Port

(a) RXDq, SCKp, SIp, SSIp (Serial array unit input)

The setting procedure for using the P16 pin as the RXD0 is shown below.

- (1) PIOR4.PIOR40 = 0; (Assign the Serial array unit input pin)
- (2) PM16 = 1; (Set the port direction (input mode))
- (3) PU16 = X; (Set the internal pull-up resistor (enable or disable))
- (4) PITHL16 = 0; (Set the input threshold (Schmitt 1))

(5) PIM16 = X; (Set the port input mode (Normal or TTL input buffer))

(6) Set the serial function.

Remark: Port related registers are different of each pin. Refer to the Table 1.2.

(b) CRXD0 (RS-CANFD lite Input)

The setting procedure for using the P11 pin as the CRXD0 is shown below.

- (1) PIOR4.PIOR46 = 0; (Assign the RS-CANFD lite input pin)
- (2) PM11 = 1; (Set the port direction (input mode))
- (3) PU11 = 0; (Set the internal pull-up resistor (disabled))
- (4) PITHL11 = 0; (Set the input threshold (Schmitt 1))
- (5) PIM11 = 0; (Set the port input mode (C-MOS))
- (6) Set the serial function.

Remark: Port related registers are different of each pin. Refer to the Table 1.2.

(c) LRXDn (RLIN3 Input)

The setting procedure for using the P14 pin as the LRXD0 is shown below.

- (1) PIOR4.PIOR44 = 0; (Assign the RLIN3 input pin)
- (2) PM14 = 1; (Set the port direction (input mode))
- (3) PU14 = 0; (Set the internal pull-up resistor (disabled))
- (4) PITHL14 = 0; (Set the input threshold (Schmitt 1))
- (5) PIM14 = 0; (Set the port input mode (C-MOS))
- (6) Set the serial function.



1.4.4.3 Serial Interface I/O Port

(a) SDAr (Serial array unit input / output)

The setting procedure for using the P16 pin as the SDA00 is shown below.

- (1) Disable other functions assigned to the target pin. Note
- (2) PIOR4.PIOR40 = 0; (Assign the serial I/O pin)
- (3) POM16 = 1; (Set the port output mode (N-ch open drain))
- (4) PU16 = 0; (Set the internal pull-up resistor (disabled))
- (5) PITHL16 = 0; (Set the input threshold (Schmitt 1))
- (6) PIM16 = X; (Set the port input mode (Schmitt 1 or TTL))
- (7) P16 = 1; (Set the port output latch (value = 1))
- (8) PM16 = 0; (Set the port direction (output mode))
- (9) Set the serial function.

Note: Refer to Table 1.6.

Remark: Port related registers are different of each pin. Refer to the Table 1.2.

(b) SCLA0, SDAA0 (IICA0 input / output)

The setting procedure for using the P63 pin as the SDAA0 is shown below.

- (1) Disable other functions assigned to the target pin. Note
- (2) POM63 = 1; (Set the port output mode (N-ch open drain))
- (3) PU63 = 0; (Set the internal pull-up resistor (disabled))
- (4) PITHL63 = 0; (Set the input threshold (Schmitt 1))
- (5) PIM63 = X; (Set the port input mode (Schmitt 1 or TTL))
- (6) P63 = 1; (Set the port output latch (value = 1))
- (7) PM63 = 0; (Set the port direction (output mode))
- (8) Set the serial function.

Note: Refer to Table 1.6.

Remark: Port related registers are different of each pin. Refer to the Table 1.2.

1.4.5 External Interrupt (INTPx, KRx)

The setting procedure for using the P30 pin as the INTP2 is shown below.

- (1) PIOR5.PIOR52 = 0; (Assign the INTP2 input pin)
- (2) PM30 = 1; (Set the port direction (input mode))
- (3) PU30 = X; (Set the internal pull-up resistor (enable or disable))
- (4) PIM30 = 0; (Set the port input mode (C-MOS))
- (5) PITHL30 = X; (Set the input threshold (Schmitt 1 or Schmitt 3))
- (6) Set the external interrupt function.



1.4.6 Other Output Port (RESOUT, STOPST, SNZOUTx)

The setting procedure for using the P31 pin as the STOPST is shown below.

- (1) Disable other functions assigned to the target pin. Note
- (2) STPSTC.STPSEL = 0; (Assign the STOPST pin (P31))
- (3) STPSTC.STPLV = X; (Set the STOPST output level)
- (4) P31 = 0; (Set the port output latch (value = 0))
- (5) PM31 = 0; (Set the port direction (output mode))
- (6) STPSTC.STPOEN = 1; (Enable the STOPST output)

Note: Refer to Table 1.6.



2. References

References documents for this application note are shown below. Be sure to obtain the latest version of each document from the website of Renesas Electronics Corporation when designing.

· RL78/ F23, F24 User's Manual: Hardware Rev. 1.00



Revision History

		Description	
Rev.	Date	Page	Summary
1.00	2022.09.30	—	First edition issued.



General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power is supplied until the power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{II} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{II} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a systemevaluation test for the given product.

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
 Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/.