RH850/U2A-EVA Group
Usage notes of LDVS PCB design

Introduction
This application note explains notes on LVDS board design for RH850/U2A-EVA Group.

You are fully responsible for the incorporation or any other use of the information of this document in the design of your product or system.

Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these information.

Target Device
- RH850/U2A-EVA Group
  - RH850/U2A-EVA
  - RH850/U2A16
  - RH850/U2A8
  - RH850/U2A6

Table of Contents
1. Guideline of LVDS signal line ........................................................................................................................................... 2
   1.1 Topology (LVDS-TX, RX) ............................................................................................................................................. 2
   1.2 PCB guideline ............................................................................................................................................................... 3

2. Guideline of LVDS power line ........................................................................................................................................... 4
   2.1 Topology ........................................................................................................................................................................ 4
   2.2 PCB guideline ............................................................................................................................................................... 4
   2.3 Concept of loop inductance .......................................................................................................................................... 5

3. Serial Gigabit Media Independent Interface (SGMII) ......................................................................................................... 6
   3.1 Connection Example of SGMII ...................................................................................................................................... 6
   3.1.1 Connection Example with DC Coupling ...................................................................................................................... 6
   3.1.2 Connection Example with AC Coupling ................................................................................................................... 6
   3.1.3 Connection Example with DC Coupling (U2A-EVA) .................................................................................................... 7
   3.1.4 Connection Example with AC Coupling (U2A-EVA) ................................................................................................. 7
   3.2 Usage notes for SGMII ..................................................................................................................................................... 8
   3.2.1 Connection ................................................................................................................................................................. 8
   3.2.2 Reference clock input (REFCLK) ............................................................................................................................... 8

Revision History ......................................................................................................................................................................... 9
1. Guideline of LVDS signal line

1.1 Topology (LVDS-TX, RX)

[Signal line symbol]
- *CLKN, *RXDN: Negative single-ended signal (neg.)
- Diff. Clock, Data: Differential Signal
- RT (100 Ω ± 1%): Termination Resistor (If external Resistor is required)
  Please place RT nearer the receiver pins.

Figure 1.1 Connection Example of LVDS
1.2 PCB guideline

<table>
<thead>
<tr>
<th>Items</th>
<th>Guidelines</th>
<th>Fig.</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Line impedance</td>
<td>★ : Differential 100Ω±20%</td>
<td>—</td>
<td>1</td>
</tr>
<tr>
<td>Line length difference</td>
<td>★ : As same length as possible</td>
<td>—</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>★ : Line length is as short as possible</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Line bending</td>
<td>Recommended : external angle 45° (Prohibition: &gt;45°)</td>
<td>—</td>
<td>3</td>
</tr>
<tr>
<td>Line layer Numbers of via</td>
<td>b/w Diff. Clock and Diff. Data</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>b/w each pos. and neg.</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>★ : As same length as possible</td>
<td>—</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>★ : Line length is as short as possible</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Recommended : external angle 45° (Prohibition: &gt;45°)</td>
<td>—</td>
<td>3</td>
</tr>
<tr>
<td>Line layer Numbers of via</td>
<td>Same layer※Recommended : top layer without any vias</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td>Same via number (number is as few as possible)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Line spacing</td>
<td>b/w each pos. and neg.</td>
<td>±S (min. of PCB design criterion)</td>
<td>1.2.4</td>
</tr>
<tr>
<td></td>
<td>b/w each pos. and neg.</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>b/w Diff. and next Diff.</td>
<td>≥3S ※when there is no GND shield</td>
<td>1.3.6</td>
</tr>
<tr>
<td></td>
<td>b/w Diff. and GND shields</td>
<td>≥S ※placed GND shields in both sides of Diff.</td>
<td>1.2.2</td>
</tr>
<tr>
<td></td>
<td>b/w Diff. and other high speed / low speed signal</td>
<td>≥3S ※it is unnecessary when there are GND shields</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td>b/w Diff. and Continuous Ground Plane</td>
<td>≥S</td>
<td>1.2.3</td>
</tr>
<tr>
<td>Line width</td>
<td>≥S</td>
<td>1.2.4</td>
<td></td>
</tr>
<tr>
<td>Return path</td>
<td>★ : Placed Continuous Ground Plane under Diff.</td>
<td>1.2.6</td>
<td>5</td>
</tr>
<tr>
<td></td>
<td>Placed gnd through-hole next to signal through-hole</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Placed gnd vias symmetrically next to Diff.</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

★ Please be designed with the highest priority.

Note1: Time domain reflectometry (TDR) measurement condition:
Example: Transition time of rise and fall (TRF) = 0.5ns@350mV

Note2: This is guideline to reduce the line skew.
Note3: Do not bend at an acute angle. Bend as arc.
Note4: These sizes are reference. These can be changed to the designer side actual value.
Note5: Ensure a sufficient Ground Plane width for signal lines width.

![Figure 1.2 Example of Signal Line 1](image1)

![Figure 1.3 Example of Signal Line 2](image2)
2. Guideline of LVDS power line

2.1 Topology

![Diagram of LVDS power line topology]

Figure 2.1 Connection Example of Power Wiring

2.2 PCB guideline

Supply the power from LVDVCC with the ground as the common VSS plane of the PCB.

<table>
<thead>
<tr>
<th>Items</th>
<th>Power line</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rpcb</td>
<td>(\leq 30\text{m}\Omega)</td>
<td>—</td>
</tr>
<tr>
<td>Lpcb</td>
<td>(\leq 2.8\text{nH/5ch})</td>
<td>1, 2</td>
</tr>
<tr>
<td>C1 (Nearest the chip)</td>
<td>0.1\text{uF}</td>
<td>3, 4</td>
</tr>
</tbody>
</table>

Note1 Please calculate the value depending on the number of channels (N).

Example : \(N = 4\) (CLK, CH0, CH1, CH2) \(\rightarrow\) \(Lpcb=2.8\text{nH} \times 5/N=3.5\text{nH}\)

Note2 Be as small as possible the power line inductance to C1 from the CHIP pins. Refer to Section 2.3 “Concept of Loop inductance”.

Note3 Place C1 nearer the CHIP pins to prevent the ripple noise by transient current. Place bypass capacitor between the respective power supply planes and solder balls for VSS pin.

Note4 0.1\text{uF} is a reference value. Please determine the optimum capacitance value by evaluation.

Note5 Please reduce the potential difference of GND between transceiver and receiver as small as possible. Because the potential difference of GND causes the potential difference of common-mode voltage (VCM) of transceiver and VCM of receiver. Please make a sufficient margin against the specification of the interface to use.

Note6 If the product doesn’t have LVDS dedicated power supply pin, please refer to User Manual and Application Note of the product.
2.3 Concept of loop inductance

The target inductance can be obtained by calculating loop inductance from the VCC ball of the package to the VSS balls of the package taken as an ideal GND in the way shown in the figure below. In this case, include the equivalent series inductance (ESL) component of the bypass capacitor placed close to the LSI chip.

Figure 2.2 Loop Inductance
3. Serial Gigabit Media Independent Interface (SGMII)

The differential pair signals (Data, Clock) of SGMII are DC balanced signals. Thus, DC coupling and AC coupling can be used as a coupling method between MCU and PHY. The following section explains regarding each coupling method.

3.1 Connection Example of SGMII

3.1.1 Connection Example with DC Coupling

Figure 3.1 shows a connection example with DC coupling. The termination resistor (Rin) is implemented in the Rx pin of MCU, therefore external resistor is unnecessary when DC coupling. The following figure is an example in case the termination resistor is implemented in PHY.

![Figure 3.1 Connection Example with DC Coupling](image1)

3.1.2 Connection Example with AC Coupling

Figure 3.2 shows a connection example with AC coupling. The termination resistor (Rin) and the circuit for AC coupling are implemented in the Rx pin of MCU, therefore it has to put only capacitor when AC coupling. The following figure is an example in case the termination resistor and the circuit for AC coupling are implemented in PHY.

![Figure 3.2 Connection Example with AC Coupling](image2)
3.1.3 Connection Example with DC Coupling (U2A-EVA)

Figure 3.3 shows a connection example with DC coupling. U2A-EVA does not have a Clock Data Recovery (CDR) circuit. Therefore, the clock input of 625MHz from PHY to RX_CLKP/N pins is required. The termination resistor (Rin) is implemented in the Rx pin of MCU, therefore the external resistor is unnecessary when DC coupling. The following figure is an example in case the termination resistor is implemented in PHY.

![Figure 3.3 Connection Example with DC Coupling (U2A-EVA)](image)

3.1.4 Connection Example with AC Coupling (U2A-EVA)

Figure 3.4 shows a connection example with AC coupling. U2A-EVA does not have a Clock Data Recovery (CDR) circuit. Therefore, the clock input of 625MHz from PHY to RX_CLKP/N pins is required. The termination resistor (Rin) and the circuit for AC coupling are implemented in the Rx pin of MCU, therefore it has to put only capacitor when AC coupling. The following figure is an example in case the termination resistor and the circuit for AC coupling are implemented in PHY.

![Figure 3.4 Connection Example with AC Coupling (U2A-EVA)](image)
3.2 Usage notes for SGMII

3.2.1 Connection

- It is recommended to confirm the characteristics by using IBIS model including the MCU, the PHY and transmission line.
- It is recommended to place the MCU and the PHY adjacent to less than 15cm.
- The guideline of PCB is same as LVDS. Please refer to the guideline on Chapter 1 and Chapter 2.
- It is recommended to locate external capacitors for AC coupling adjacent to the receiver.
- SGMII on RH850 communicates with LVDS. Therefore, please confirm that the specification of the PHY fulfills the characteristics such as the Output Differential Voltage (VOD) described in the datasheet for RH850.
- Although the recommended value of external capacitors for AC coupling is 4.7nF, please confirm that the input voltage range (Vi), the input differential threshold (Vidth) and Jitter are fulfilled by the simulation using IBIS model in case the other value is specified for the PHY.
- The signal speed deviation of the PHY should be less than ±100ppm.
- SGMII on RH850 (excluding U2A-EVA) has the function to invert the polarity of Pos/Neg pins. Please use according to the usage conditions.
- Please set the coupling method for Rx pin to the option byte SGMII_RISRCREN according to the usage conditions.

![Diagram of SGMII_RISRCREN settings: 00b, 10b, 11b]

Figure 3.5 Setting Example of Rx pin state

3.2.2 Reference clock input (REFCLK)

- It is possible to select the external clock input from REFCLK or the internal clock from Main OSC (using crystal resonator).
- Please confirm that the clock fulfills the deviation (less than ±100ppm) taking into consideration the temperature deviation.
- In case of using the internal clock, please consult with the crystal resonator manufacturer regarding the evaluation of frequency deviation in addition to the general oscillation characteristics (negative resistance, drive level, etc) on the actual product board.
## Revision History

<table>
<thead>
<tr>
<th>Rev.</th>
<th>Date</th>
<th>Page</th>
<th>Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.00</td>
<td>Apr.15.21</td>
<td>-</td>
<td>Initial version</td>
</tr>
<tr>
<td>1.10</td>
<td>Apr.01.22</td>
<td>1</td>
<td>Add U2A6 in target device</td>
</tr>
</tbody>
</table>
General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)
   A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on
   The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state
   Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins
   Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals
   After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin
   Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between $V_{IL}$ (Max.) and $V_{IH}$ (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between $V_{IL}$ (Max.) and $V_{IH}$ (Min.).

7. Prohibition of access to reserved addresses
   Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products
   Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.
Notice

1. Descriptions of circuits, software, and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.

2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.

3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.

5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.

6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

   "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

   "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implants; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS PRODUCTS WILL BE INNUVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.

8. When using Renesas Electronics products, refer to the latest product information (data sheets, user’s manuals, application notes, “General Notes for Handling and Using Semiconductor Devices” in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.

9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.

10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.

12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.

13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.

14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Notice)

"Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

"Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters
TOYOSU FORESIA, 3-22-4 Toyosu, Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact information
For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks
Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

© 2022 Renesas Electronics Corporation. All rights reserved.