RENESAS

R8C/35C Group

I²C bus Interface Using UART2 Special Mode 1 (Master Transmit/Receive)

APPLICATION NOTE

REJ05B1350-0100 Rev.1.00 Sep. 01, 2010

1. Abstract

This document describes the master transmit/receive processes in I^2C bus interface single master communication using the R8C/35C Group serial interface (UART2) special mode 1 (I^2C mode).

For details on UART2 special mode 1, refer to the M16C Family, R8C Family I²C bus Interface Using UARTi Special Mode 1 application note.

2. Introduction

The application example described in this document applies to the following microcomputer (MCU) and parameter:

- MCU: R8C/35C Group
- XIN Clock: 20 MHz

The simplified I²C bus communication is enabled by controlling additional functions for I²C bus communication added to the UARTi clock synchronous circuit for I²C bus interface using UARTi special mode 1. The I²C bus interface using UARTi special mode 1 has more limitations for software processing time and timing than the I²C bus interface hardware module. Careful verification and evaluation of your system are recommended, including the interaction between the I²C bus communication program and programs other than the I²C bus communication program.



3. Application Example

3.1 Program Outline

Transmission is performed in 3-byte data both in master transmission and reception. Master transmission and reception are repeated alternately. This transmission procedure conforms to the I^2C bus communication protocol when used under the following conditions:

- Slave address: 7 bits
- Transfer rate: Approximately 350 kbps (1)
- Transfer data length: 1 to 255 bytes (not including the slave address)
- Single master communication (multimaster is not supported)
- Restart condition generation is not supported.

Note:

1. The setting value is 384 kbps.

When the clock synchronous function is enabled, there is a sampling delay of the noise filter width plus 1 to 1.5 cycles of the U2BRG count source. As there is also a delay of the SCL clock when high is determined, the SCL clock high width is extended. Therefore, the actual SCL clock becomes slower than SCL clock transfer rate setting.

In this application example, the actual transfer rate becomes approximately 350 kbps since the clock synchronous function is enabled (reference value: pull up voltage 5 V, pull up resistance 1 k Ω). Standard-mode and Fast-mode are supported.

Figure 3.1 shows the Communication Format, Figure 3.2 shows the Block Diagram, Figure 3.3 shows the Outline Flowchart, and Figure 3.4 to Figure 3.6 show Timing Diagrams.



Figure 3.1 Communication Format



Figure 3.2 Block Diagram





Figure 3.3 Outline Flowchart

The numbers in Figure 3.3 correspond to the numbers indicated in the program processing in the operating timing charts in Figure 3.4 to Figure 3.6.

(1) Initial setting

Initialize the system clock, UART2 associated SFRs, and variables used.

(2) Start master control

Enable the start/stop condition generation interrupt and generate a start condition.

(3) Start/stop condition generation interrupt

An interrupt request is generated when start condition generation is completed and a stop condition is detected. When start condition generation is completed, the UART2 transmit interrupt is enabled and slave address is transmitted. When a stop condition is detected, SFR values which changed during communication are returned to their initial values.

(4) UART2 transmit interrupt

A UART2 transmit interrupt is generated at the falling edge of the ninth bit of the SCL clock. When transmitting, set the next byte transmit data. When receiving, set ACK/NACK for the next byte. When communication is completed, generate a stop condition.





Figure 3.4 Master Transmit Timing





Figure 3.5 Master Reception Timing (1)



Figure 3.6 Master Reception Timing (2)



3.1.1 Peripheral Functions

Serial interface (UART2) special mode 1 (I²C mode) is used under the following setting conditions:

- I²C mode is used.
- Transfer clock is internal clock source.
- f1 is used as U2BRG count source.
- SDA2 and SCL2 pins are N-channel open-drain.
- Transfer format uses MSB first.
- Transmission completed (TXEPT is 1) is selected as the UART2 transmit interrupt source.
- Clock delay is used.
- Seven to eight cycles of U2BRG count source are selected as SDA2 digital delay value.
- Clock synchronization is enabled.
- SCL2 wait function is disabled.
- SDA2 output disable function is not used.
- Start/stop condition generation interrupt is used.
- UART2 transmit interrupt is used.
- UART2 receive interrupt is not used.
- Transfer rate is about 384 kbps.

Calculating the transfer rate

Transfer rate = U2BRG count source / $(2 \times (U2BRG register setting value + 1))$

$$= 20 \text{ MHz} (f1) / (2 \times (25 + 1))$$

≈ 384.615 kbps

Table 3.1Pins Used and Their Function

Pin	I/O	Function
P3_4/SCL2	I/O	I ² C mode clock I/O pin
P3_7/SDA2	I/O	I ² C mode data I/O pin

3.1.2 Notes on Using the Attached Sample Program

Note the following when using the program included with this application note:

- Do not use multiple interrupts.
- When setting the system clock to anything other than the XIN clock (20 MHz), change the setting value of the U2BRG count source and the U2BRG register according to the transfer rate calculation shown in **3.1.1 Peripheral Functions**.

3.2 Memory

Table 3.2 Memory

Memory	Size	Remarks
ROM	538 bytes	In the iic.c module
RAM	6 bytes	In the iic.c module
Maximum user stack	16 bytes	
Maximum interrupt stack	30 bytes	

Usage memory size varies depending on C compiler version and compile options. The above applies under the following conditions:

C compiler: M16C Series, R8C Family Compiler V.5.45 Release 01

Compile options: -c -finfo -dir "\$(CONFIGDIR)" -R8C

4. Software

This section shows the program example to set the example described in section 3. Application Example. Refer to the latest **R8C/35C Group hardware user's manual** for details on individual registers.

4.1 Usage Variables

Definition file name: main.c

Variable Name	Size	Description
unsigned char iic_tx[BUFSIZE]	255 bytes	Transmit buffer
unsigned char iic_rx[BUFSIZE]	255 bytes	Receive buffer

Definition file name: iic.c

Variable Name		Size /Bit-number	Description
static byte_dt iic_str1		-	Structure to store slave address
	iic_slave_addr	1 byte	Slave address
Structure member	iic_rw	b0	R/W flag 0: Write (W) Master transmit 1: Read (R) Master receive
	-	b7 to b1	7-bit address
static byte_dt iic_str2		-	Structure to store status
	iic_status	1 byte	All statuses
	iic_start	b0	Mid-communication flag 0: Communication completed 1: Mid-communication
	iic_err_par	b1	Parameter error flag 0: No error 1: Parameter error
	iic_err_nack	b2	NACK detection error flag 0: No error 1: NACK detection error
	iic_err_addr	b3	No address match error flag 0: No error 1: No address match error
	-	b7 to b4	Not used (undefined)
unsigned char iic_length		1 byte	Transfer data length
unsigned char iic_index		1 byte	Number of transmit/receive bytes
unsigned char *iic_pointe	r	2 bytes	Transmit/receive buffer pointer



4.2 Function Tables

Declaration	void main (void)		
Outline	Main processing		
Argument	Argument name		Meaning
Argument	None		-
	Variable name		Contents
Variable (global)	unsigned char iic_tx[BUFSIZE]		Transmit buffer
	unsigned char iic_rx[BUFSIZE]		Receive buffer
Poturnod voluo	Туре	Value	Meaning
Returned value	None	-	-
Function	After initializing the system clock and UART2, master transmission and reception are repeated alternately. Call the iic_master_start function to start master control and call the iic_master_end function to wait for completion of master control.		

Declaration	void mcu_init (void)		
Outline	System clock setting		
Argumont	Argument name Meaning		
Argument	None		-
Variable (global)	Variable name		Contents
variable (global)	None		-
Poturpod voluo	Туре	Value	Meaning
Returned value	None	-	-
Function	Call this function from the main processing. Set the system clock (XIN clock).		

Declaration	void uart2_init (unsigned char ini)		
Outline	UART2 initial setting		
	Argument name	Meaning	
Argument	unsigned char ini	0: I ² C mode disabled 1: I ² C mode enabled	
Variable (alebal)	Variable name		Contents
valiable (global)	None		-
Poturpod voluo	Туре	Value	Meaning
Returned value	None	-	-
Function	Call this function from the main processing. Initialize SFR to use UART2 in special mode 1 (I ² C mode).		



Declaration	unsigned char iic_master_start (unsigned char addr, unsigned char rw, unsigned char *buf, unsigned char len)		
Outline	Master control start processing		
	Argument name	Meaning	
	unsigned char addr	0x00 to 0x7	F: Specify slave address
Argument	unsigned char rw	0x00: Maste 0x01: Maste	er transmit er receive
	unsigned char *buf	Transmit or	receive buffer pointer
	unsigned char len	0x01 to 0xF	F: Transfer data length
	Variable name	Contents	
	(structure member) iic_status	All statuses	
	(structure member) iic_start	Mid-communication flag	
Variable (global)	(structure member) iic_err_par	Parameter error flag	
	(structure member) iic_slave_addr Slave address		
	unsigned char iic_length	Transfer data length	
	unsigned char *iic_pointer	Transmit/red	ceive buffer pointer
	Туре	Value	Meaning
Poturnod voluo		0	Bus busy
Returned value	unsigned char	1	Bus free
		0xFF	Parameter error
Function	 This function is called by the main function to perform master control start processing. Before executing this function, execute the uart2_init function to enable l²C mode. In the function header, all statuses are initialized and argument parameters are checked. If any parameter value is invalid, the parameter error flag is set to 1 and 0xFF is returned. Master control start processing is not performed when a parameter error is detected. Next, the bus status is checked. When the bus is busy, the returned value is 0 and the master control start processing is not performed. When the bus is free, the returned value is 1 and master control start processing is performed. Set the mid-communication flag to 1 and a start condition is generated. 		

Declaration	void _uart2_bcnic (void)		
Outline	Start/stop condition generation inte	rrupt handling	
Argument	Argument name		Meaning
Argument	None		-
Variable (glabal)	Variable name		Contents
valiable (global)	None		-
Poturnod value	Туре	Value	Meaning
Returned value	None	-	-
Function	An interrupt is generated when the start condition generation is completed and a stop condition is detected. The sta_int function is called when the start condition generation is completed. The stp_int function is called when a stop condition is detected.		



Declaration	static void sta_int (void)		
Outline	Start condition detection pr	ocessing	
Argumont	Argument name		Meaning
Aiguillen	None		-
	Variable name		Contents
Variable (global)	(structure member) iic_slave_addr		Slave address
	unsigned char iic_index		Number of transmit/receive bytes
Poturpod voluo	Туре	Value	Meaning
Returned value	None	-	-
Function	Called from the start/stop condition generation interrupt handling. UART2 transmit/receive interrupt is enabled. Transmit the slave address.		

Declaration	static void stp_int (void)			
Outline	Stop condition detection	Stop condition detection processing		
Argumont	Argument name		Meaning	
Argument	None		-	
	Variable name		Contents	
Variable (global)	unsigned char iic_index		Number of transmit/receive bytes	
	(structure member) iic_start		Mid-communication flag	
Poturnod value	Туре	Value	Meaning	
Returned value	None -		-	
Function	Called from the start/stop condition generation interrupt handling. The SFRs changed during communication are reset, and the mid-communication flag is set to 0.			

Declaration	void _uart2_trance (void)		
Outline	UART2 transmit interrupt handling		
Argument	Argument name		Meaning
Argument	None		-
	Variable name		Contents
	unsigned char iic_index		Number of transmit/receive bytes
Variable (global)	(structure member) iic_err_a	addr	No address match error flag
	(structure member) iic_rw		R/₩ flag
Poturnod voluo	Туре	Value	Meaning
Returned value	None	-	-
Function	An interrupt is generated at the falling edge of the ninth bit of the SCL clock. Read the U2RB register in the function header. When a NACK is detected during slave address transmission, set the no address match error flag to 1. At all other times, the master_trn_int function is called in master transmission and the master_rcv_int function is called in master reception. When communication is completed, generate a stop condition.		

Declaration	static unsigned char master_trn_int (unsigned short rb_data)		
Outline	Master transmit processing		
A norther of the	Argument name		Meaning
Argument	unsigned short rb_data		Data read from the U2RB register
	Variable name		Contents
	(structure member) iic_err_nack		NACK detection error flag
Variable (global)	unsigned char iic_index		Number of transmit/receive bytes
	unsigned char iic_length		Transfer data length
	unsigned char *iic_pointer		Transmit/receive buffer pointer
	Туре	Value	Meaning
Returned value	unsigned char	IIC_SP_ON	0: Stop condition generated
		IIC_SP_OFF	1: Stop condition not generated
Function	Called from the UART2 transmit interrupt handling. IIC_SP_OFF is returned in the following case: • ACK is detected and not the last byte (starts the next transmission). IIC_SP_ON is returned in the following cases: • NACK is detected (NACK detect error flag is set to 1). • The last byte transmission is completed.		

Declaration	static unsigned char master_rcv_int (unsigned short rb_data)		
Outline	Master receive processing		
Argument	Argument name		Meaning
Argument	unsigned short rb_data		Data read from the U2RB register
	Variable name		Contents
Variable (global)	unsigned char iic_index		Number of transmit/receive bytes
valiable (global)	unsigned char iic_length		Transfer data length
	unsigned char *iic_pointer		Transmit/receive buffer pointer
	Туре	Value	Meaning
Returned value	unsigned char	IIC_SP_ON	0: Stop condition generated
		IIC_SP_OFF	1: Stop condition not generated
Function	Called from UART2 transmit interrupt handling. Argument value is stored in the receive buffer (except slave address data). NACK is set to the transmit register when the following data is the last byte. ACK is set to the transmit register when the following data is a byte other than the last byte. After setting ACK or NACK to the transmit register, the next transmit operation starts. IIC_SP_OFF is returned in the following case: • The following data is the last byte data. IIC_SP_ON is returned in the following case: • The following data is not the last byte data.		



Declaration	unsigned char iic_master_end (void)			
Outline	Master control completed processing			
A	Argument name		Meaning	
Argument	None		-	
	Variable name		Contents	
	(structure member) iic_status		All statuses	
Variable (global)	(structure member) iic_start		Mid-communication flag	
valiable (global)	(structure member) iic_err_par		Parameter error flag	
	(structure member) iic_err_nack		NACK detection error flag	
	(structure member) iic_err_addr		No address match error flag	
	Туре	Value	Meaning	
Returned value		0	Mid-communication	
	unsigned char	1	Communication completed	
Function	Called from the main function. It informs the user of the master control state. During communication, this function returns 0. When communication is completed, this function returns 1. Additional processing after communication is completed can be added as needed.			



4.3 Main Processing





4.4 System Clock Setting

mcu_init()	
prc0 ← 1	Disable protection.
cm14 ← 0	Start low-speed on-chip oscillator.
cm13 ← 1	Switch port/XIN-XOUT: XIN-XOUT pin
cm05 ← 0	Oscillate XIN clock.
i <= 2040	
i++	Wait until oscillation stabilizes.
loop	J
cm07 ← 0	Select XIN clock.
$ocd2 \leftarrow 0$	System clock: Select XIN clock.
cm1 ← cm1 & 0x3F	Select CPU clock no division.
cm06 ← 0	Enable bits CM16 and CM17.
cm14 ← 1	Stop low-speed on-chip oscillator.
prc0 ← 0	Enable protection.
return	



4.5 UART2 Initial Setting

$ini = 1?$ $= 1 (I^{2}C \text{ mode disabled})$ $u2smr \leftarrow 0x01 \qquad Select I^{2}C \text{ mode.}$ $P_{-IIC} \leftarrow P_{-IIC} (SDA2) = P3_{-}4 (SCL2)$ $= 1 (high) \qquad Do not use pins SDA2 = 0$	4 (SCL2) and SCL2. r
$\begin{array}{c} \text{Ini} = 1 ? \\ \hline = 1 (l^2 \text{C mode enabled}) \\ \hline u2\text{smr} \leftarrow 0x01 \\ \hline \text{Select } l^2 \text{C mode.} \\ \hline P_{-}\text{IIC} \leftarrow \\ P_{-}\text{IIC} P_{-}\text{IIC}_{-}\text{INIT} \\ \hline P_{-}\text{IIC} P_{-}\text{IIC}_{-}\text{INIT} \\ \hline = 1 (\text{high}) \\ \hline u2\text{sr0} \leftarrow 0x00 \\ \hline \text{Do not use pins SDA2} \end{array}$	4 (SCL2) and SCL2.
$ \begin{array}{c} = 1 \ (l^2 C \text{ mode enabled}) \\ \hline \\ u2smr \leftarrow 0x01 \\ \hline \\ P_{-llC} \leftarrow \\ P_{-llC} P_{-llC_{-}INIT} \\ \hline \\ P_{-llC} P_{-llC_{-}INIT} \\ \hline \\ = 1 \ (high) \\ \hline \\ \end{array} \begin{array}{c} PD_{-llC} \leftarrow \\ PD_{-llC_{-}INIT} \\ \hline \\ \\ u2sr0 \leftarrow 0x00 \\ \hline \\ \\ u2sr0 \leftarrow 0x00 \\ \hline \\ \\ Do \text{ not use pins SDA2 a} \\ \hline \\ \end{array} $	4 (SCL2) and SCL2. r
$\begin{array}{c c} u2smr \leftarrow 0x01 \\ \hline \\ P_{-llC} \leftarrow \\ P_{-llC} P_{-llC} NIT \\ \hline \\ 1 \ \\ \end{array} \\ \begin{array}{c c} P_{-llC} \leftarrow \\ P_{-llC} P_{-llC} NIT \\ \hline \\ 1 \ \\ \end{array} \\ \begin{array}{c c} P_{-llC} \leftarrow \\ P_{-llC} P_{-llC} NIT \\ \hline \\ 1 \ \\ \end{array} \\ \begin{array}{c c} P_{-llC} \leftarrow \\ P_{-llC} P_{-llC} NIT \\ \hline \\ 1 \ \\ \end{array} \\ \begin{array}{c c} P_{-llC} \leftarrow \\ P_{-llC} P_{-llC} NIT \\ \hline \\ 1 \ \\ \end{array} \\ \begin{array}{c c} P_{-llC} \leftarrow \\ P_{-llC} P_{-llC} NIT \\ \hline \\ 1 \ \\ \end{array} \\ \begin{array}{c c} P_{-llC} \leftarrow \\ P_{-llC} P_{-llC} NIT \\ \hline \\ 1 \ \\ \end{array} \\ \begin{array}{c c} P_{-llC} P_{-llC} NIT \\ \hline \\ 1 \ \\ \end{array} \\ \begin{array}{c c} P_{-llC} P_{-llC} NIT \\ \hline \\ 1 \ \\ \end{array} \\ \begin{array}{c c} P_{-llC} P_{-llC} NIT \\ \hline \\ 1 \ \\ \end{array} \\ \begin{array}{c c} P_{-llC} P_{-llC} NIT \\ \hline \\ \end{array} \\ \begin{array}{c c} P_{-llC} P_{-llC} NIT \\ \hline \\ \end{array} \\ \begin{array}{c c} P_{-llC} P_{-llC} NIT \\ \hline \\ \end{array} \\ \begin{array}{c c} P_{-llC} P_{-llC} NIT \\ \hline \\ \end{array} \\ \begin{array}{c c} P_{-llC} P_{-llC} NIT \\ \hline \\ \end{array} \\ \begin{array}{c c} P_{-llC} P_{-llC} NIT \\ \hline \\ \end{array} \\ \begin{array}{c c} P_{-llC} P_{-llC} NIT \\ \hline \\ \end{array} \\ \begin{array}{c c} P_{-llC} P_{-llC} P_{-llC} NIT \\ \hline \\ \end{array} \\ \begin{array}{c c} P_{-llC} P_{-llC} P_{-llC} NIT \\ \hline \\ \end{array} \\ \begin{array}{c c} P_{-llC} P_{-lLC} NIT \\ \hline \\ \end{array} \\ \begin{array}{c c} P_{-lLC} P_{-lLC} P_{-lLC} NIT \\ \hline \\ \end{array} \\ \end{array} \\ \begin{array}{c c} P_{-lLC} P_{-lLC} P_{-lLC} P_{-lLC} NIT \\ \hline \\ \end{array} \\ \end{array} \\ \begin{array}{c c} P_{-lLC} P_{-lLC} P_{-lLC} P_{-lLC} NIT \\ \hline \\ \end{array} \\ \end{array} \\ \begin{array}{c c} P_{-lLC} P_{-lLC}$	4 (SCL2) and SCL2.
P_IIC \leftarrow P_IIC P_IIC_INITSet the initial value: P3_7 (SDA2) = P3_4 (SCL2) = 1 (high)P D_IC (P D_IIC_INIT)P D_IC (P D_IIC_INIT)U2sr0 \leftarrow 0x00Do not use pins SDA2 in the pine of the pine	and SCL2.
= 1 (high)	and SCL2. r
	r
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	
$u2sr0 \leftarrow 0x11$ Assign SDA2 pin to P3_7. Assign SCL2 pin to P3_4. $u2bcnic \leftarrow 0x00$ Disable start/stop conditional generation interrupt.	tion
$u2sr1 \leftarrow 0x00$ Perform U2SR1 register initial setting. $s2tic \leftarrow 0x00$ Disable UART2 transmi	t interrupt.
$u2bcnic \leftarrow 0x00$ Disable start/stop condition $u2c1 \leftarrow 0x10$ Disable transmission/red	ception.
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	
$u2c1 \leftarrow 0x00$ Disable transmission/reception.	
$u2mr \leftarrow 0x0A$ Select l ² C mode, select external clock.	
u2smr2 ← 0x03 Select UART2 transmit interrupt, enable clock synchronization.	
u2smr3 ← 0xE0 U2BRG count source	
u2smr4 ← 0x70 Enable NACK output (release SDA2 pin), enable SCL output stop.	
u2c0 ← 0xB0 U2BRG count source: f1 Data output: Set pins SDA2 and SCL2 as N-channel open-drain output. Transfer format: MSB first	
u2brg IIC_BRG Set 384 kbps transfer rate.	
$u2mr \leftarrow 0x02$ Select internal clock.	
$\begin{array}{c c} u2c1 \leftarrow 0x10 \\ as UART2 transmit interrupt source. \end{array}$	
$(u2bcnic \leftarrow 0x00)$ Set IR bit to 0.	
$s2tic \leftarrow 0x00$	
▲	
return	



4.6 Master Control Start Processing

iic_master_start()	
iic_status ← 0x00	Clear all statuses.
(len = 0) (rw > 1) (addr > 0x7F) ?	es (parameter error)
No (no parameter erro	or) iic_err_par $\leftarrow 1$ Set parameter error flag to 1.
	1 (bus busy)
bbs = 1 ?	
≠ 1 (bus free)	return(0)
iic_slave_addr ← addr << 1	Set slave address.
iic_slave_addr ← iic_slave_addr + rw	Set R/W.
iic_length ← len	Set transfer data length.
iic_pointer ← buf	Set address of buffer.
iic_start ← 1	Set mid-communication flag to 1.
u2bcnic ← 0x01	Enable start/stop condition generation interrupt.
u2smr4 ← 0x70	Set STSPSEL bit to 0.
u2mr ← 0x02	Select I ² C mode, select internal clock.
u2brg ← 0	Set U2BRG to 0 to set the shortest wait time.
u2smr2 ← 0x03	More than half an SCL clock cycle (50 ns) is needed to execute this instruction.
u2brg ← IIC_BRG	Return U2BRG setting to target transfer rate.
$u2smr4 \leftarrow 0x71$	
u2smr4 ← 0x09	
return(1)	



4.7 Start/Stop Condition Generation Interrupt Handling



4.8 Start Condition Detection Processing

(sta_int()
u2smr3 ← 0xE2
u2c1 ← 0x15
u2smr4 ← 0x00
u2rb ← 0x0000
temp.byte.byte0 ← iic_slave_addr
temp.byte.byte1 \leftarrow 0x01
u2tb ← temp.all
u2bcnic ← 0x01
s2tic ← 0x01
l iic_index ← 0x00
return

Clock phase: With clock delay Enable transmission/reception. Do not generate start/stop conditions. Initialize receive buffer register. Set slave address. Set data to release SDA2 pin at the ninth bit. Start first byte (slave address) transmission. Set IR bit to 0 after changing CKPH bit. Enable UART2 transmit interrupt. Initialize number of transmit/receive bytes.



4.9 Stop Condition Detection Processing

stp_int()	
u2c1 ← 0x10	Disable transmission/reception.
$P_IIC \leftarrow P_IIC P_IIC_INIT$	Set the initial value: P3_7 (SDA2) = P3_4 (SCL2) = 1 (high)
u2mr ← 0x00	Disable serial interface.
u2smr3 ← 0xE0	Set clock phase: No clock delay
u2smr4 ← 0x70	Enable NACK output (release SDA2 pin), enable SCL output stop.
u2mr ← 0x02	Select I ² C mode, select internal clock.
s2tic ← 0x00	Disable UART2 transmit interrupt.
u2bcnic ← 0x00	Disable start/stop condition generation interrupt.
iic_index ← 0x00	Initialize number of transmit/receive bytes.
iic_start ← 0	Set mid-communication flag to 0.
return	



4.10 UART2 Transmit Interrupt Handling





4.11 Master Transmit Processing

master_trn_int()	
temp.all ← rb_data	Set data read from the receive buffer register
	≠ 0 (NACK detection)
temp.bit.b8 = 0 ?	
= 0 (ACK detect	ion) $iic_err_nack \leftarrow 1$ Set NACK detection error flag to 1.
iic_index < iic_length ?	>= iic_length (last byte)
< iic_length (not	last byte)
temp.byte.byte0	Set next byte transmit data.
temp.byte.byte1 \leftarrow 0x01	Set data to release the SDA2 pin at the ninth bit.
u2tb ← temp.all	Set transmit data to U2TB register (start transmission).
iic_pointer++	Pointer to the transmit buffer + 1
iic_index++	Number of transmit/receive bytes + 1
return(IIC_SP_OFF)	return(IIC_SP_ON)



4.12 Master Receive Processing



4.13 Master Control Completed Processing



Notes:

- 1. Additional processing of communication completed normally can be added as needed.
- 2. Additional processing of communication completed with error can be added as needed.

5. Sample Program

A sample program can be downloaded from the Renesas Electronics website. To download, click "Application Notes" in the left-hand side menu of the R8C Family page.

6. Reference Documents

Application Note

M16C Family, R8C Family I²C Bus Interface Using UARTi Special Mode 1 (REJ05B1349) The latest version can be downloaded from the Renesas Electronics website.

R8C/35C Group User's Manual: Hardware Rev.1.00 The latest version can be downloaded from the Renesas Electronics website.

Technical Update/Technical News The latest information can be downloaded from the Renesas Electronics website.

C Compiler Manual M16C Series, R8C Family C Compiler Package V.5.45 C Compiler User's Manual Rev.1.00 The latest version can be downloaded from the Renesas Electronics website.

Website and Support

Renesas Electronics website http://www.renesas.com/

Inquiries http://www.renesas.com/inquiry



Revision History	R8C/35C Group
Revision History	I ² C bus Interface Using UART2 Special Mode 1 (Master Transmit/Receive)

Rev. Date -		Description	
	Page	Summary	
1.00	Sep. 01, 2010	_	First edition issued

All trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do
 not access these addresses; the correct operation of LSI is not guaranteed if they are
 accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renease Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renease Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product for which the soften where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product of soften an application categorized as "Specific" for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product of uses of any expression product of the prior written consent of Renesas Electronics.
- "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools
- personal electronic equipment; and industrial robots.
 "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically
 designed for life support.
- "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Renease Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130 Renease Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220 Renease Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renease Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-585-900 Renease Electronics Corpog GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-585-900 Renease Electronics Corpog Const Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-585-900 Renease Electronics (Shanghai) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +86-10-2825-1155, Frax: +86-21-6837-7859 Renease Electronics (Shanghai) Co., Ltd. 10n1 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 Renease Electronics Hong Kong Limited Unit 1801-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +88-2486-9318, Fax: +882-2486-9022/9044e, 1845-24817-9400, Fax: +882-2486-9022/9044e, 1945-063 Fu Shing North Road Taipei, Taiwan Tel: +882-2486-9300, Fax: +882-24175-9670 Renease Electronics Mangapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +882-2415-9400, Fax: +888-24175-9570 Renease Electronics Malaysia Sch.Bhd. Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +696-23795-9390, Fax: +80-3-7955-9510 Renease Electronics Korea Co., Ltd. 11-, Samik Lavied To Bilday, Tao'2-Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: +82-258-53937, Fax: +82-258-5141