

# R8C/25 Group

# Timer RD in PWM Mode

R01AN1282EJ0110 Rev. 1.10 June 1, 2012

#### 1. Abstract

This document describes how to set up and use timer RD in PWM mode in the R8C/25 Group.

#### 2. Introduction

The application example described in this document is applied to the following MCU and parameter(s):

• MCU: R8C/25 Group

This program can be used with other R8C/Tiny Series which have the same special function registers (SFRs) as the R8C/25 Group. Check the manual for any additions and modifications to functions. Careful evaluation is recommended before using this application note.

Note on oscillation stabilization wait time

In chapter 4.2.1, select the high-speed on-chip oscillator after starting the high-speed on-chip oscillator and waiting until oscillation stabilizes.

# 3. Applications

#### 3.1 Timer RD

Timer RD has two 16-bit timers (channels 0 and 1). Each channel has four I/O pins. The operation clock of timer RD is f1 or fOCO40M. Table 3.1 lists the Timer RD Operation Clocks.

Table 3.1 Timer RD Operation Clocks

Conditions	Operation Clock of Timer RD
The count source is f1, f2, f4, f8, f32, or TRDCLK input (bits TCK2 to TCK0 in registers TRDCR0 and TRDCR1 are set to a value from 000b to 101b).	f1
The count source is fOCO40M (bits TCK2 to TCK0 in registers TRDCR0 and TRDCR1 are set to 110b).	fOCO40M

Figure 3.1 shows a Block Diagram of Timer RD. Timer RD has five modes:

• Timer mode

- Input capture function Transfer the counter value to a register with an external signal as the

trigger

- Output compare function Detect register value matches with a counter

(Pin output can be changed at detection)

The following four modes use the output compare function:

• PWM mode Output pulse of any width continuously

• Reset synchronous PWM mode Output three-phase waveforms (six) without sawtooth wave modulation

and dead time

• Complementary PWM mode Output three-phase waveforms (six) with triangular wave modulation and

dead time

• PWM3 mode Output PWM waveforms (two) with a fixed period

In the input capture function, output compare function, and PWM mode, channels 0 and 1 have the equivalent functions, and functions or modes can be selected individually for each pin. Also, a combination of these functions and modes can be used in one channel.

In reset synchronous PWM mode, complementary PWM mode, and PWM3 mode, a waveform is output with a combination of counters and registers in channels 0 and 1.

Tables 3.2 to 3.10 list the Pin Functions of timer RD.

Table 3.2 Pin Functions TRDIOA0/TRDCLK(P2\_0)

Register	TRDOER1	TRDFCR		TRDIORA0		Function	
Bit	EA0	PWM3	STCLK	CMD1, CMD0	IOA3 IOA2_IOA0		Function
	0	0	0	00b	Х	XXXb	PWM3 mode waveform output
	0	1	0	00b	1	001b, 01Xb	Timer mode waveform output (output compare function)
Setting value	X	1	0	00b	Х	1XXb	Timer mode trigger input (input capture function) <sup>(1)</sup>
value	^	1	1	XXb	Х	000b	External clock input (TRDCLK) <sup>(1)</sup>
			Othe	than above		I/O port	

X: can be 0 or 1, no change in outcome

NOTE:

Table 3.3 Pin Functions TRDIOB0(P2\_1)

Register	TRDOER1	TRDFCR		TRDPMR	TRDIORA0	Function
Bit	EB0	PWM3	CMD1, CMD0	PWMB0	IOB2_IOB0	FullClion
	0	Χ	1Xb	Х	XXXb	Complementary PWM mode waveform output
	0	Х	01b	Х	XXXb	Reset synchronous PWM mode waveform output
	0	0	00b	Х	XXXb	PWM3 mode waveform output
Setting value	0	1	00b	1	XXXb	PWM mode waveform output
value	0	1	00b	0	001b, 01Xb	Timer mode waveform output (output compare function)
	X 1 00b 0				1XXb	Timer mode trigger input (input capture function) <sup>(1)</sup>
			Other than abo	ove	I/O port	

X: can be 0 or 1, no change in outcome

NOTE:

Table 3.4 Pin Functions TRDIOC0(P2\_2)

Register	TRDOER1	TRDFCR		TRDPMR	TRDIORC0	Function
Bit	EC0	PWM3 CMD1, CMD0		PWMC0	IOC2_IOC0	FullClioff
	0	Х	1Xb	Х	XXXb	Complementary PWM mode waveform output
	0	Х	01b	Х	XXXb	Reset synchronous PWM mode waveform output
Setting	0	1	00b	1	XXXb	PWM mode waveform output
value	0	1	00b	0	001b, 01Xb	Timer mode waveform output (output compare function)
	X 1 00b		0 1XXb		Timer mode trigger input (input capture function) <sup>(1)</sup>	
			Other than a	bove		I/O port

X: can be 0 or 1, no change in outcome

NOTE

1. Set the PD2\_2 bit in the PD2 register to 0 (input mode) at timer mode trigger input (input capture function).

<sup>1.</sup> Set the PD2\_0 bit in the PD2 register to 0 (input mode) at timer mode trigger input (input capture function) and external clock input (TRDCLK).

<sup>1.</sup> Set the PD2\_1 bit in the PD2 register to 0 (input mode) at timer mode trigger input (input capture function).

Table 3.5 Pin Functions TRDIOD0(P2\_3)

Register	TRDOER1	TRDFCR		TRDPMR	TRDIORC0	Function
Bit	ED0	PWM3	CMD1, CMD0	PWMD0	IOD2_IOD0	FullCuon
	0	Х	1Xb	Х	XXXb	Complementary PWM mode waveform output
	0	Х	01b	Х	XXXb	Reset synchronous PWM mode waveform output
Setting	0	1	00b	1	XXXb	PWM mode waveform output
value	0	1 00b		0	001b, 01Xb	Timer mode waveform output (output compare function)
	X 1 00b			0	1XXb	Timer mode trigger input (input capture function) <sup>(1)</sup>
			Other than a	bove		I/O port

X: can be 0 or 1, no change in outcome

NOTE:

1. Set the PD2\_3 bit in the PD2 register to 0 (input mode) at timer mode trigger input (input capture function).

Table 3.6 Pin Functions TRDIOA1(P2\_4)

Register	TRDOER1	TRDFCR		TRDIORA1	Function
Bit	EA1	PWM3 CMD1, CMD0		IOA2_IOA0	Function
	0	Х	1Xb	XXXb	Complementary PWM mode waveform output
	0	X 01b		XXXb	Reset synchronous PWM mode waveform output
Setting value	0	1 00b		001b, 01Xb	Timer mode waveform output (output compare function)
value	Х	1	00b	1XXb	Timer mode trigger input (input capture function) <sup>(1)</sup>
		Oth	er than above		I/O port

X: can be 0 or 1, no change in outcome

NOTE

1. Set the PD2\_4 bit in the PD2 register to 0 (input mode) at timer mode trigger input (input capture function).

Table 3.7 Pin Functions TRDIOB1(P2\_5)

Register	TRDOER1	TRDFCR		TRDPMR	TRDIORA1	Function
Bit	EB1	PWM3	CMD1, CMD0	PWMB1	IOB2_IOB0	FullClioff
	0	Х	1Xb	Х	XXXb	Complementary PWM mode waveform output
	0	Х	01b	Х	XXXb	Reset synchronous PWM mode waveform output
Setting	0	1	00b	1	XXXb	PWM mode waveform output
value	0	1 00b		0	001b, 01Xb	Timer mode waveform output (output compare function)
	X 1 00b 0 1XXb				1XXb	Timer mode trigger input (input capture function) <sup>(1)</sup>
			Other than a	bove		I/O port

X: can be 0 or 1, no change in outcome

NOTE:

1. Set the PD2\_5 bit in the PD2 register to 0 (input mode) at timer mode trigger input (input capture function).

Table 3.8 Pin Functions TRDIOC1(P2\_6)

Register	TRDOER1	TRDFCR		TRDPMR	TRDIORC1	Function
Bit	EC1	PWM3	CMD1, CMD0	PWMC1	IOC2_IOC0	FullCuon
	0	Х	1Xb	Х	XXXb	Complementary PWM mode waveform output
	0	Х	01b	Х	XXXb	Reset synchronous PWM mode waveform output
Setting	0	1	00b	1	XXXb	PWM mode waveform output
value	0	1	00b	0	001b, 01Xb	Timer mode waveform output (output compare function)
	Х	X 1 00b		0	1XXb	Timer mode trigger input (input capture function) <sup>(1)</sup>
			Other than a	bove		I/O port

X: can be 0 or 1, no change in outcome

NOTE:

1. Set the PD2\_6 bit in the PD2 register to 0 (input mode) at timer mode trigger input (input capture function).

Table 3.9 Pin Functions TRDIOD1(P2\_7)

Register	TRDOER1	TRDFCR		TRDPMR	TRDIORC1	Function
Bit	ED1	PWM3	CMD1, CMD0	PWMD1	IOD2_IOD0	i uncuon
	0	Х	1Xb	Х	XXXb	Complementary PWM mode waveform output
	0	Х	01b	Х	XXXb	Reset synchronous PWM mode waveform output
Setting	0	1	00b	1	XXXb	PWM mode waveform output
value	0	1 00b		0	001b, 01Xb	Timer mode waveform output (output compare function)
	X 1 00b 0 1XX				1XXb	Timer mode trigger input (input capture function) <sup>(1)</sup>
			Other than a	bove		I/O port

X: can be 0 or 1, no change in outcome

NOTE:

1. Set the PD2\_7 bit in the PD2 register to 0 (input mode) at timer mode trigger input (input capture function).

Table 3.10 Pin Functions INTO(P4\_5)

Register	TRDOER2	INTEN		PD4	Function	
Bit	PTO	INT0PL	INT0EN	PD4_5	Function	
Setting	1	0	1	0	Pulse output forced cutoff signal input	
value		Other that	an above		I/O port or INT0 interrupt input	

X: can be 0 or 1, no change in outcome




Figure 3.1 Block Diagram of Timer RD

#### 3.2 Count Sources

The count source selection method is the same in all modes. However, in PWM3 mode, the external clock cannot be selected.

Table 3.11 Count Source Selection

Count Source	Selection
f1, f2, f4, f8, f32	The count source is selected by bits TCK2 to TCK0 in the TRDCRi register.
fOCO40M <sup>(1)</sup>	The FRA00 bit in the FRA0 register is set to 1 (high-speed on-chip oscillator frequency).  Bits TCK2 to TCK0 in the TRDCRi register are set to 110b (fOCO40M).
External signal input to TRDCLK pin	The STCLK bit in the TRDFCR register is set to 1 (external clock input enabled).  Bits TCK2 to TCK0 in the TRDCRi register are set to 101b (count source: external clock).  The valid edge is selected by bits CKEG1 to CKEG0 in the TRDCRi register.  The PD2_0 bit in the PD2 register is set to 0 (input mode).

i = 0 or 1 NOTE:

1. The count source fOCO40M can be used with VCC = 3.0 to 5.5 V.




Figure 3.2 Block Diagram of Count Source

Set the pulse width of the external clock which inputs to the TRDCLK pin to 3 cycles or above of the operation clock of timer RD (refer to **Table 3.1 Timer RD Operation Clocks**).

When selecting fOCO40M for the count source, set the FRA00 bit in the FRA0 register to 1 (high-speed on-chip oscillator on) before setting bits TCK2 to TCK0 in the TRDCRi register (i = 0 or 1) to 110b (fOCO40M).

# 3.3 Buffer Operation

The TRDGRCi (i = 0 or 1) register can be used as the buffer register of the TRDGRAi register, and the TRDGRDi register can be used as the buffer register of the TRDGRBi register by means of bits BFCi and BFDi in the TRDMR register.

• TRDGRAi buffer register: TRDGRCi register • TRDGRBi buffer register: TRDGRDi register

Buffer operation depends on the mode. Table 3.12 lists the Buffer Operation in Each Mode.

Table 3.12 Buffer Operation in Each Mode

Function and Mode	Transfer Timing	Transfer Register
Input capture function	Input capture signal input	Transfer content in TRDGRAi
		(TRDGRBi) register to buffer register
Output compare function	Compare match with TRDi register	Transfer content in buffer register to
PWM mode	and TRDGRAi (TRDGRBi) register	TRDGRAi (TRDGRBi) register
Reset synchronous PWM	Compare match withTRD0 register	Transfer content in buffer register to
mode	and TRDGRA0 register	TRDGRAi (TRDGRBi) register
Complementary PWM mode	Compare match with TRD0 register and TRDGRA0 register     TRD1 register underflow	Transfer content in buffer register to registers TRDGRB0, TRDGRA1, and TRDGRB1
PWM3 mode	Compare match with TRD0 register and TRDGRA0 register	Transfer content in buffer register to registers TRDGRA0, TRDGRB0, TRDGRA1, and TRDGRB1

i = 0 or 1

When using the TRDGRCi or TRDGRDi register as a buffer register for the output compare function, PWM mode, reset synchronous PWM mode, complementary PWM mode, and PWM3 mode, bits IMFC and IMFD in the TRDSRi register are set to 1 by a compare match with the TRDi register.

# 3.4 Synchronous Operation

The TRD1 register is synchronized with the TRD0 register.

• Synchronous preset

When the SYNC bit in the TRDMR register is set to 1 (synchronous operation), the data is written to both the TRD0 and TRD1 registers after writing to the TRDi register.

· Synchronous clear

When the SYNC bit in the TRDMR register is set to 1 and bits CCLR2 to CCLR0 in the TRDCRi register are set to 011b (synchronous clear), the TRD0 register is set to 0000h at the same time the TRD1 register is set to 0000h.

Also, when the SYNC bit in the TRDMR register is set to 1 and bits CCLR2 to CCLR0 in the TRDCRi register are set to 011b (synchronous clear), the TRD1 register is set to 0000h at the same time the TRD0 register is set to 0000h.



# 3.5 Pulse Output Forced Cutoff

In the output compare function, PWM mode, reset synchronous PWM mode, complementary PWM mode, and PWM3 mode, the TRDIOji (i = 0 or 1, j =either A, B, C, or D) output pin can be forcibly set to a programmable I/O port by the  $\overline{\text{INT0}}$  pin input, and pulse output can be cut off.

The pins used for output in these functions or modes can function as the output pin of timer RD when the applicable bit in the TRDOER1 register is set to 0 (enable timer RD output). When the PTO bit in the TRDOER2 register is set to 1 ( $\overline{\text{INT0}}$  of pulse output forced cutoff signal input enabled), all bits in the TRDOER1 register are set to 1 (disable timer RD output, the TRDIOji output pin is used as the programmable I/O port) after "L" is applied to the  $\overline{\text{INT0}}$  pin. The TRDIOji output pin is set to the programmable I/O port after "L" is applied to the  $\overline{\text{INT0}}$  pin and waiting for one to two cycles of the timer RD operation clock (refer to **Table 3.1 Timer RD Operation Clocks**).

Set as below when using this function:

- Set the pin status (high impedance, "L" or "H" output) to pulse output forced cutoff by registers P2 and PD2.
- Set the INT0EN bit in the INTEN register to 1 (enable INT0 input) and the INT0PL bit to 0 (one edge).
- Set the PD4\_5 bit in the PD4 register to 0 (input mode).
- Set the INTO digital filter by bits INTOF1 to INTOF0 in the INTF register.
- Set the PTO bit in the TRDOER2 register to 1 (enable pulse output forced cutoff signal input INTO).

According to the selection of the POL bit in the INT0IC register and change of the INT0 pin input, the IR bit in the INT0IC register is set to 1 (interrupt request). Refer to the R8C/25 Group Hardware Manual for details of interrupts.




Figure 3.3 Pulse Output Forced Cutoff

#### 3.6 PWM Mode

In PWM mode, a PWM waveform is output. Up to three PWM waveforms with the same period can be output by 1 channel. Also, up to six PWM waveforms with the same period can be output by synchronizing channels 0 and 1. Since this mode functions by a combination of the TRDIOji (i = 0 or 1, j = B, C, or D) pin and TRDGRji register, the PWM mode, or any other mode or function, can be selected for each individual pin. (However, since the TRDGRAi register is used when using any pin for PWM mode, the TRDGRAi register cannot be used for other modes.)

Figure 3.4 shows a Block Diagram of PWM Mode, and Table 3.13 lists the PWM Mode Specifications. Figures 3.5 to 3.13 show the Registers Associated with PWM Mode, and Figures 3.14 and 3.15 show the Operations of PWM Mode.





Figure 3.4 Block Diagram of PWM Mode

Table 3.13 PWM Mode Specifications

Item	Specification
Count sources	f1, f2, f4, f8, f32, fOCO40M
	External signal input to the TRDCLK pin (valid edge selected by a
	program)
Count operations	Increment
PWM waveform	PWM period: 1/fk x (m+1)
	Active level width: 1/fk x (m-n)
	Inactive level width: 1/fk x (n+1)
	fk: Frequency of count source
	m: Value set in the TRDGRAi (i = 0 or 1) register
	n: Value set in the TRDGRji (j = B, C, or D) register
	m+1
	n+1 m-n (When "L" is selected as the active level)
Count start condition	1 (count starts) is written to the TSTARTi bit in the TRDSTR register.
Count stop conditions	• 0 (count stops) is written to the TSTARTi bit in the TRDSTR register
	when the CSELi bit in the TRDSTR register is set to 1.
	• The PWM output pin holds output level before the count stops.
	• When the CSELi bit in the TRDSTR register is set to 0, the count stops at the same time as the TRDi register is set to 0000h at the compare
	match in the TRDGRAi register.
	• The PWM output pin holds level after output change by compare match.
Interrupt request generation	Compare match (the content of the TRDi register matches the content of
timing	the TRDGRji register.)
-	TRDi register overflows
TRDIOA0 pin function	Programmable I/O port or TRDCLK (external clock) input
TRDIOA1 pin function	Programmable I/O port
TRDIOB0, TRDIOC0, TRDIOD0,	Programmable I/O port or pulse output (selectable by pin)
TRDIOB1, TRDIOC1, TRDIOD1	
pin functions	
INTO pin function	Programmable I/O port, pulse output forced cutoff signal input, or INTO interrupt input
Read from timer	The count value can be read by reading the TRDi register.
Write to timer	The value can be written to the TRDi register.
Select functions	One to three PWM output pins selected per channel
	• Either one pin or multiple pins of the TRDIOBi, TRDIOCi or TRDIODi
	pin.
	<ul><li>The active level selected by pin.</li><li>Initial output level selected by pin.</li></ul>
	Synchronous operation (refer to 3.4 Synchronous Operation)
	• Buffer operation (refer to 3.3 Buffer Operation)
	Pulse output forced cutoff signal input (refer to 3.5 Pulse Output
	Forced Cutoff)

i = 0 or 1



#### NOTES:

- Set the TRDSTR register using the MOV instruction (do not use the bit handling instruction). Refer to 3.8.1 TRDSTR Register of Notes on Timer RD.
- 2. When the CSEL0 bit is set to 1, write 0 to the TSTART0 bit.
- 3. When the CSEL1 bit is set to 1, write 0 to the TSTART1 bit.
- 4. When the CSEL0 bit is set to 0 and the compare match signal (TRDIOA0) is generated, this bit is set to 0 (count stops).
- 5. When the CSEL1 bit is set to 0 and the compare match signal (TRDIOA1) is generated, this bit is set to 0 (count stops).

#### Timer RD Mode Register






Figure 3.5 Registers TRDSTR and TRDMR in PWM Mode



#### Timer RD Function Control Register



- 1. Set bits CMD1 to CMD0 when both the TSTART0 and TSTART1 bits are set to 0 (count stops).
- 2. When bits CMD1 to CMD0 are set to 00b (timer mode, PWM mode, or PWM3 mode), the setting of the PWM3 bit is enabled.

Figure 3.6 Registers TRDPMR and TRDFCR in PWM Mode






Figure 3.7 Registers TRDOER1 to TRDOER2 in PWM Mode



1. Write to the TRDOCR register when both the TSTART0 and TSTART1 bits in the TRDSTR register are set to 0 (count

Timer RD Control Register i (i = 0 or 1)




## NOTES:

- 1. This setting is enabled when the STCLK bit in the TRDFCR register is set to 1 (external clock input enabled).
- 2. Bits CKEG1 to CKEG0 are enabled when bits TCK2 to TCK0 are set to 101b (TRDCLK input) and the STCLK bit in the TRDFCR register is set to 1 (external clock input enabled).

Registers TRDOCR, and TRDCR0 to TRDCR1 in PWM Mode Figure 3.8

Timer RD in PWM Mode R8C/25 Group



#### NOTES:

- 1. Nothing is assigned to b5 in the TRDSR0 register. When writing to b5, write 0. When reading, the content is 1.
- 2. The writing results are as follows:
  - This bit is set to 0 when the read result is 1 and 0 is written to the same bit.
  - This bit remains unchanged even if the read result is 0 and 0 is written to the same bit. (This bit remains 1 even if it is set to 1 from 0 after reading, and writing 0.)
  - This bit remains unchanged if 1 is written.
- 3. Including when the BFji bit in the TRDMR register is set to 1 (TRDGRji is used as the buffer register).

Figure 3.9 Registers TRDSR0 to TRDSR1 in PWM Mode




Figure 3.10 Registers TRDIER0 to TRDIER1 in PWM Mode




Figure 3.11 Registers TRDPOCR0 to TRDPOCR1 in PWM Mode




Figure 3.12 Registers TRD0 to TRD1 in PWM Mode




Figure 3.13 Registers TRDGRAi, TRDGRBi, TRDGRCi, and TRDGRDi in PWM Mode

The following registers are disabled in PWM mode: TRDDF0, TRDDF1, TRDIORA0, TRDIORC0, TRDIORA1, and TRDIORC1.

Table 3.14 TRDGRji Register Functions in PWM Mode

Register	Setting	Register Function	PWM Output Pin
TRDGRAi	_	General register. Set the PWM period	_
TRDGRBi	_	General register. Set the changing point of PWM output	TRDIOBi
TRDGRCi	BFCi = 0	General register. Set the changing point of PWM output	TRDIOCi
TRDGRDi	BFDi = 0		TRDIODi
TRDGRCi	BFCi = 1	Buffer register. Set the next PWM period (refer to 3.3	_
		Buffer Operation).	
TRDGRDi	BFDi = 1	Buffer register. Set the changing point of the next PWM	TRDIOBi
		output (refer to 3.3 Buffer Operation).	

i = 0 or 1

BFCi, BFDi: Bits in TRDMR register




Figure 3.14 Operating Example of PWM Mode




Figure 3.15 Operating Example of PWM Mode (Duty 0%, Duty 100%)

# 3.7 Timer RD Interrupt

Timer RD generates the timer RD interrupt request based on six sources for each channel. The timer RD interrupt has one TRDiIC register (bits IR, and ILVL0 to ILVL2), and one vector for each channel.

Table 3.15 lists the Registers Associated with Timer RD Interrupt, and Figure 3.16 shows a Block Diagram of Timer RD Interrupt.

Table 3.15 Registers Associated with Timer RD Interrupt

	Timer RD	Timer RD	Timer RD
	Status Register	Interrupt Enable Register	Interrupt Control Register
Channel 0	TRDSR0	TRDIER0	TRD0IC
Channel 1	TRDSR1	TRDIER1	TRD1IC




Figure 3.16 Block Diagram of Timer RD Interrupt

As with other maskable interrupts, the timer RD interrupt is controlled by the combination of the I flag, IR bit, bits ILVL0 to ILVL2, and IPL. However, since the interrupt source (timer RD interrupt) is generated by a combination of multiple interrupt request sources, the following differences from other maskable interrupts apply:

- When bits in the TRDSRi register corresponding to bits set to 1 in the TRDIERi register are set to 1 (enable interrupt), the IR bit in the TRDIIC register is set to 1 (interrupt requested).
- When either bits in the TRDSRi register or bits in the TRDIERi register corresponding to bits in the TRDSRi register, or both, are set to 0, the IR bit is set to 0 (interrupt not requested). Therefore, even though the interrupt is not acknowledged after the IR bit is set to 1, the interrupt request will not be maintained.
- When the conditions of other request sources are met, the IR bit remains 1.
- When multiple bits in the TRDIERi register are set to 1, which request source causes an interrupt is determined by the TRDSRi register.
- Since each bit in the TRDSRi register is not automatically set to 0 even if the interrupt is acknowledged, set each bit to 0 in the interrupt routine.

For information on how to set these bits to 0, refer to **Registers TRDSR0 to TRDSR1 in PWM Mode (Figure 3.9)**.

Refer to Registers TRDSR0 to TRDSR1 in PWM Mode (Figure 3.9) for the TRDSRi register. Refer to Registers TRDIER0 to TRDIER1 in PWM Mode (Figure 3.10) for the TRDIERi register.

Refer to the R8C/25 Group Hardware Manual for information on the TRDIIC register and the interrupt vectors.



#### 3.8 Notes on Timer RD

#### 3.8.1 TRDSTR Register

- Set the TRDSTR register using the MOV instruction.
- When the CSELi (i = 0 or 1) is set to 0 (the count stops after the count is cleared at compare match of registers TRDi and TRDGRAi), the count does not stop and the TSTARTi bit remains unchanged even if 0 (count stops) is written to the TSTARTi bit.
- Therefore, set the TSTARTi bit to 0 to change other bits without changing the TSTARTi bit when the CSELi bit is set to 0.
- To stop counting by a program, set the TSTARTi bit after setting the CSELi bit to 1. Although the CSELi bit is set to 1 and the TSTARTi bit is set to 0 at the same time (with one instruction), the count cannot be stopped.
- Table 3.16 lists the Timer RD Operation Clocks to use the TRDIOji (j = A, B, C, or D) pin with the timer RD output.

Table 3.16 TRDIOji (j = A, B, C, or D) Pin Output Level when Count Stops

Count Stop	TRDIOji Pin Output when Count Stops
When the CSELi bit is set to 1, set the TSTARTi bit to 0 and the count	Hold the output level immediately before the
stops.	count stops.
When the CSELi bit is set to 0, the count stops after the count is cleared	Hold the output level after output changes by
at compare match of registers TRDi and TRDGRAi.	compare match.

#### 3.8.2 TRDi Register (i = 0 or 1)

• When writing the value to the TRDi register by a program while the TSTARTi bit in the TRDSTR register is set to 1 (count starts), avoid overlapping with the timing for setting the TRDi register to 0000h, and then write. If the timing for setting the TRDi register to 0000h overlaps with the timing for writing the value to the TRDi register, the value is not written and the TRDi register is set to 0000h.

These precautions are applicable when selecting the following by bits CCLR2 to CCLR0 in the TRDCRi register.

- 001b (Clear by the TRDi register at compare match with the TRDGRAi register.)
- 010b (Clear by the TRDi register at compare match with the TRDGRBi register.)
- 011b (Synchronous clear)
- 101b (Clear by the TRDi register at compare match with the TRDGRCi register.)
- 110b (Clear by the TRDi register at compare match with the TRDGRDi register.)
- When writing the value to the TRDi register and continuously reading the same register, the value before writing may be read. In this case, execute the JMP.B instruction between writing and reading.

Program example	MOV.W	#XXXXh, TRD0	;Writing
	JMP.B	L1	;JMP.B
1.1:	MOVW	TRD0 DATA	Reading

# 3.8.3 TRDSRi Register (i = 0 or 1)

When writing the value to the TRDSRi register and continuously reading the same register, the value before writing may be read. In this case, execute the JMP.B instruction between writing and reading.

Program example MOV.B #XXh, TRDSR0 ;Writing JMP.B L1 ;JMP.B L1: MOV.B TRDSR0,DATA ;Reading

# 3.8.4 Count Source Switch

• Switch the count source after the count stops.

#### Change procedure

- (1) Set the TSTARTi (i = 0 or 1) bit in the TRDSTR register to 0 (count stops).
- (2) Change bits TCK2 to TCK0 in the TRDCRi register.
- When changing the count source from fOCO40M to another source and stopping fOCO40M, wait two or more cycles of f1 after setting the clock switch, and then stop fOCO40M.

#### Change procedure

- (1) Set the TSTARTi (i = 0 or 1) bit in the TRDSTR register to 0 (count stops).
- (2) Change bits TCK2 to TCK0 in the TRDCRi register.
- (3) Wait two or more cycles of fl.
- (4) Set the FRA00 bit in the FRA0 register to 0 (high-speed on-chip oscillator stops).

#### 3.8.5 Count Source fOCO40M

• The count source fOCO40M can be used with supply voltage VCC = 3.0 to 5.5 V. For supply voltage other than that, do no set bits TCK2 to TCK0 in registers TRDCR0 and TRDCR to 110b (select fOCO40M as the count source).

# 4. Program Overview

This program can be used on timer RD to output a compare match signal between timer RD counter and general registers (TRDIOB0, TRDIOC0, and TRDIOD0) at the PWM period ( $100 \mu s$ ). The output signals are as follows:

```
TRDIOB0 pin: inactive level ("L")
                                                        25 us = 40 \text{ MHz} \times (\text{TRDGRB0} + 1) = 25 \text{ ns} \times 1000
                  active level ("H")
                                                        75 \mu s = 40 \text{ MHz} \times ((\text{TRDGRA0} + 1) - (\text{TRDGRB0} + 1))
                                                                  = 25 \text{ ns} \times (4000 - 1000) = 25 \text{ ns} \times 3000
TRDIOC0 pin: inactive level ("L")
                                                        50 \mu s = 40 \text{ MHz} \times (\text{TRDGRC0} + 1) = 25 \text{ ns} \times 2000
                   active level ("H")
                                                        50 \mus = 40 MHz \times ((TRDGRA0 + 1) – (TRDGRC0 + 1))
                                                                  = 25 \text{ ns} \times (4000 - 2000) = 25 \text{ ns} \times 2000
TRDIOD0 pin: inactive level ("L")
                                                        75 \mu s = 40 \text{ MHz} \times (\text{TRDGRD0} + 1) = 25 \text{ ns} \times 3000
                                                        25 \mu s = 40 \text{ MHz} \times ((\text{TRDGRA0} + 1) - (\text{TRDGRD0} + 1))
                  active level ("H")
                                                                  = 25 \text{ ns} \times (4000 - 3000) = 25 \text{ ns} \times 1000
Set TRDGRA0 to the PWM period (100 µs).
100 \,\mu s = 40 \,MHz \,(TRDGRA0 + 1)
          = 25 \text{ ns} \times 4000
```

The setting conditions of this program are as follows:

- Select the high-speed on-chip oscillator (fOCOM40M) as count source.
- Clear timer RD counter0 (TRD0) at compare match with TRDGRA0.
- For the TRDGRB0 pin, set the output level to active ("H") and the initial output level to inactive ("L")
- For the TRDGRC0 pin, set the output level to active ("H") and the initial output level to inactive ("L")
- For the TRDGRD0 pin, set the output level to active ("H") and the initial output level to inactive ("L")
- Output an active level signal ("H") from the TRDIOB0 output pin at compare match between TRD0 and TRDGRB0.
- Output an active level signal ("H") from the TRDIOC0 output pin at compare match between TRD0 and TRDGRC0.
- Output an active level signal ("H") from the TRDIOD0 output pin at compare match between TRD0 and TRDGRD0.
- Output an inactive level signal ("L") from the TRDIOB0, TRDIOC0, and TRDIOD0 output pins at compare match between TRD0 and TRDGRA0.
- Do not use the pulse output forced cutoff input function.

Figure 4.1 shows the Pin Used.




Figure 4.1 Pin Used


# 4.1 Function Table

# Table 4.1


Declaration	void timer_rd_ini	void timer_rd_init(void)		
Overview	SFR initial settin	SFR initial setting associated with timer RD		
Argument	Argument name		Meaning	
	None	None		
Variable used (global)	Variable name		Usage	
	None			
Return value	Туре	Value	Meaning	
	None			
Function	Initialize the SFF	Initialize the SFR registers associated with timer RD		


#### 4.2 Flow chart

#### 4.2.1 Main Function



# 4.2.2 Timer RD SER Initial Setting





# 5. Sample Programming Code

A sample program can be downloaded from the Renesas Electronics website.

# 6. Reference Documents

User's Manual: Hardware

R8C/25 Group Hardware Manual

The latest version can be downloaded from the Renesas Electronics website.

Technical Update/Technical News

The latest information can be downloaded from the Renesas Electronics website.

# **Website and Support**

Renesas Electronics website http://www.renesas.com

Inquiries

http://www.renesas.com/contact/



REVISION HISTORY	R8C/25 Group Timer RD in PWM Mode
TKE VIOLOTOT THE TOTAL	1100/20 Group Timer 115 iii 1 Tim Mode

Rev.	Date	Description	
		Page	Summary
1.00	Dec 01, 2006	_	First Edition issued
1.10	June 1, 2012	Note on oscillation stabilization wait time added	
		_	Previous document number: REJ05B0843

All trademarks and registered trademarks are the property of their respective owners.



# General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

#### 1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

#### 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

#### 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

#### 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

# 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

#### Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information,
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries,
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



#### **SALES OFFICES**

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Milliboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Ha Tel: +86-10-8235-1155, Fax: +86-10-8235-7679 nunLu Haidian District. Beijing 100083. P.R.China

Renesas Electronics (Shanghal) Co., Ltd.
Unit 204, 205, AZIA Center, No. 1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: 486-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2868-9318, Fax: +852-2868-9022/9044

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.

тинивова специонизь манаузна эцп. Бли.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-588-3737, Fax: 482-2-588-5141

© 2012 Renesas Electronics Corporation. All rights reserved.