Abstract

The ISL70005SEH and ISL73005SEH are radiation hardened dual output Point-of-Load (POL) regulators combining the high efficiency of a synchronous buck regulator with the low noise of a Low Dropout (LDO) regulator. They are suited for systems with 3.3V or 5V power buses and can support continuous output load currents of 3A for the buck regulator and ±1A for the LDO. The buck regulator uses a voltage mode control architecture and switches at a resistor adjustable frequency of 100kHz to 1MHz. Externally adjustable loop compensation allows for an optimum balance between stability and output dynamic performance. The internal synchronous power switches are optimized for high efficiency and excellent thermal performance. The LDO is completely configurable independent of the switching regulator. It uses NMOS pass devices and separate chip bias voltage (L_VCC) to drive its gate, enabling the LDO to operate with a very low voltage at the L_VIN input. The LDO can sink and source up to 1A continuously, making it an ideal choice to power DDR memory.

The iSim:PE model for the ISL70005SEH and ISL730005SEH was developed to help system designers evaluate the operation of this IC in a simulation environment prior to or in conjunction with proto-typing a system design. This model simulates typical performance characteristics such as start-up, steady-state operation, transient operation, AC performance, and loop stability analysis at room temperature (T = 25°C).

Contents

1. License Statement ................................................................. 3
2. Model Revision ................................................................. 4
3. Schematic File ....................................................................... 4
4. Simulation Schematic ............................................................. 4
5. Using The Model .................................................................... 5
6. Silicon vs Simulation Performance Curves ............................... 6
7. Revision History ..................................................................... 17

List of Figures

Figure 1. Base ISL70005SEH iSim:PE Model Schematic ................................................................. 4
Figure 2. ISL7005SEH_FPGA Schematic Buck Output Loading ....................................................... 5
Figure 3. ISL70005SEH_DDR_Tracking Schematic ....................................................................... 5
Figure 4. ISL70005SEH_DDR_Tracking Setting Source or Sink Current ....................................... 5
Figure 5. Buck f_{SW} vs RT Resistor (Silicon) .................................................................................. 6
Figure 6. Buck f_{SW} vs RT Resistor (Simulation) ............................................................................ 6
Figure 7. Buck Internal to External Synchronization After Eight External Clock Cycles (Silicon) .... 6
Figure 8. Buck Internal to External Synchronization After Eight External Clock Cycles (Simulation) . 6
Figure 9. Buck External to Internal Synchronization After One Internal Clock Cycle (Silicon) ........... 6
Figure 10. Buck External to Internal Synchronization After One Internal Clock Cycle (Simulation) .... 6
Figure 11. Buck Bode Plot; V_{IN} = 5V, V_{OUT} = 1.8V, Load = 3A, PM = 54.5°; GM = 26db; BW = 24kHz (Silicon) ................................................................. 7
Figure 12. Buck Bode Plot; V_{IN} = 5V, V_{OUT} = 1.8V, Load = 3A, PM = 56°; GM = 49db; BW = 20kHz (Simulation) ................................................................. 7
Figure 13. Buck Load Transient On; V_{OUT} = 1.8V; 3A Step (Silicon) .................................................. 7
Figure 14. Buck Load Transient On; V_{OUT} = 1.8V; 3A Step (Simulation) ........................................ 7
Figure 15. Buck Load Transient OFF; V_{OUT} = 1.8V; 3A Step (Silicon) ............................................... 7
Figure 57. LDO Tracking Buck Transient Response
Figure 56. LDO Source-to-Sink Transient Response; L_OUT = L_EA- = L_EA+ = 1.25V (Simulation)
Figure 55. LDO Source-to-Sink Transient Response; L_OUT = L_EA- = L_EA+ = 1.25V (Silicon)
Figure 54. LDO Source-to-Sink Transient Response; L_OUT = L_EA- = L_EA+ = 0.9V (Simulation)
Figure 53. LDO Source-to-Sink Transient Response; L_OUT = L_EA- = L_EA+ = 0.9V (Silicon)
Figure 52. LDO Source-to-Sink Transient Response; L_OUT = L_EA- = L_EA+ = 0.75V (Simulation)
Figure 51. LDO Source-to-Sink Transient Response; L_OUT = L_EA- = L_EA+ = 0.75V (Silicon)
Figure 50. LDO Source-to-Sink Transient Response; L_OUT = L_EA- = L_EA+ = 0.6V (Simulation)
Figure 49. LDO Source-to-Sink Transient Response; L_OUT = L_EA- = L_EA+ = 0.6V (Silicon)
Figure 48. LDO Source-to-Sink Transient Response; L_OUT = L_EA- = L_EA+ = 0.5V (Simulation)
Figure 47. LDO Source-to-Sink Transient Response; L_OUT = L_EA- = L_EA+ = 0.5V (Silicon)
Figure 46. LDO L_VIN PSRR; 1A Sourcing (Simulation)
Figure 45. LDO L_VIN PSRR; 1A Sourcing (Silicon)
Figure 44. LDO L_VIN PSRR; 1A Sourcing (Simulation)
Figure 43. LDO L_VIN PSRR; 1A Sourcing (Silicon)
Figure 42. LDO Sinking Constant Current Limit (Simulation)
Figure 41. LDO Sinking Constant Current Limit (Silicon)
Figure 40. LDO L_VCC PSRR; 1A Sourcing (Simulation)
Figure 39. LDO L_VCC PSRR; 1A Sanking (Simulation)
Figure 38. LDO Sinking Constant Current Limit (Simulation)
Figure 37. LDO L_VCC PSRR; 1A Sourcing (Simulation)
Figure 36. LDO Sourcing Constant Current Limit (Simulation)
Figure 35. LDO Sourcing Constant Current Limit (Silicon)
Figure 34. LDO Bode Plot; V_OUT = 1.2V; 1A Sinking PM: 94.5 deg; GM: 15.8dB; BW: 428kHz (Simulation)
Figure 33. LDO Bode Plot; V_OUT = 1.2V; 1A Sinking PM: 91 deg; GM: 14.8dB; BW: 430kHz (Silicon)
Figure 32. LDO Bode Plot; V_OUT = 1.2V; 1A Sourcing PM: 91 deg; GM: 14.8dB; BW: 430kHz (Simulation)
Figure 31. LDO Bode Plot; V_OUT = 1.2V; 1A Sourcing PM: 94.5 deg; GM: 15.8dB; BW: 428kHz (Simulation)
Figure 30. Soft-Start DDR Configuration; C_SS = 10nF (Silicon)
Figure 29. Soft-Start DDR Configuration; C_SS = 10nF (Simulation)
Figure 28. LDO Soft-Start; Buck Enabled; C_SS = 20nF (Simulation)
Figure 27. LDO Soft-Start; Buck Disabled; C_SS = 20nF (Silicon)
Figure 26. LDO Soft-Start; Buck Disabled; C_SS = 20nF (Simulation)
Figure 25. LDO Soft-Start; Buck Disabled; C_SS = 20nF (Silicon)
Figure 24. Buck Soft-Start; LDO Enabled; C_SS = 20nF (Simulation)
Figure 23. Buck Soft-Start; LDO Enabled; C_SS = 20nF (Silicon)
Figure 22. Buck Soft-Start; LDO Disabled; C_SS = 20nF (Simulation)
Figure 21. Buck Soft-Start; LDO Disabled; C_SS = 20nF (Silicon)
Figure 20. Buck Overcurrent Hiccup and Recovery (Simulation)
Figure 19. Buck Overcurrent Hiccup and Recovery (Silicon)
Figure 18. Buck Overcurrent Protection (Simulation)
Figure 17. Buck Overcurrent Protection (Silicon)
Figure 16. Buck Load Transient OFF; V_OUT = 1.8V; 3A Step (Simulation)

Figure 13. LDO Sourcing 50mA, Buck Load On (Simulation)
Figure 12. LDO Sourcing 50mA, Buck Load On (Silicon)
Figure 11. LDO Bode Plot; V_OUT = 1.2V; 1A Sourcing PM: 94.5 deg; GM: 15.8dB; BW: 428kHz (Simulation)
Figure 10. LDO Bode Plot; V_OUT = 1.2V; 1A Sourcing PM: 91 deg; GM: 14.8dB; BW: 430kHz (Silicon)
Figure 9. LDO Bode Plot; V_OUT = 1.2V; 1A Sourcing PM: 91 deg; GM: 14.8dB; BW: 430kHz (Simulation)
Figure 8. LDO Bode Plot; V_OUT = 1.2V; 1A Sourcing PM: 94.5 deg; GM: 15.8dB; BW: 428kHz (Simulation)
Figure 7. LDO Bode Plot; V_OUT = 1.2V; 1A Sourcing PM: 91 deg; GM: 14.8dB; BW: 430kHz (Simulation)
Figure 6. LDO Bode Plot; V_OUT = 1.2V; 1A Sourcing PM: 94.5 deg; GM: 15.8dB; BW: 428kHz (Simulation)
Figure 5. LDO Bode Plot; V_OUT = 1.2V; 1A Sourcing PM: 91 deg; GM: 14.8dB; BW: 430kHz (Simulation)
Figure 4. LDO Bode Plot; V_OUT = 1.2V; 1A Sourcing PM: 94.5 deg; GM: 15.8dB; BW: 428kHz (Simulation)
Figure 3. LDO Bode Plot; V_OUT = 1.2V; 1A Sourcing PM: 91 deg; GM: 14.8dB; BW: 430kHz (Simulation)
Figure 2. LDO Bode Plot; V_OUT = 1.2V; 1A Sourcing PM: 94.5 deg; GM: 15.8dB; BW: 428kHz (Simulation)
Figure 1. LDO Bode Plot; V_OUT = 1.2V; 1A Sourcing PM: 91 deg; GM: 14.8dB; BW: 430kHz (Simulation)
Related Literature

For a full list of related documents, visit our website:

- ISL70005SEH, ISL73005SEH device pages

1. License Statement

The information in this macro-model is protected under the United States copyright laws. Renesas Corporation hereby grants users of this macro-model hereto referred to as “Licensee”, a nonexclusive, nontransferable license to use this model as long as the Licensee abides by the terms of this agreement. Before using this macro-model, the Licensee should read this license. If the Licensee does not accept these terms, permission to use the model is not granted.

The Licensee may not sell, loan, rent or license the macro-model, in whole, in part, or in modified form, to anyone outside the Licensee's company. The Licensee may modify the macro-model to suit his/her specific applications and the Licensee may make copies of this macro-model for use within their company only.

This macro-model is provided “AS IS, WHERE IS AND WITH NO WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED TO, ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.”

In no event will Renesas be liable for special, collateral, incidental, or consequential damages in connection with or arising out of the use of this macro-model. Renesas reserves the right to make changes to the product and the macro-model without prior notice.
2. Model Revision
At the date of this application report being published, the latest ISL70005SEH iSim:PE model revision is Version 1.0 (12/30/2019). For simulation accuracy, download the latest model at the ISL70005SEH Download page.

3. Schematic File
The schematic file: ISL70005SEH_FPGA_Bode, ISL70005SEH_FPG_Load-Step, or ISL70005SEH_DDR_Tracking is the main application schematic that should be used in the iSim:PE simulator. The FPGA schematic is set up for a dual independent 3A Buck + 1A LDO regulator. The DDR schematic is set up for the LDO to track the Buck for DDR regulator applications. The schematic mimics the ISL70005SEHENG2Z and ISL70005SEHDEMO1Z evaluation board and is designed for 3V to 5V input voltages. The simulation profile is setup to run POP/AC or POP/Transient for load transient and Bode Plot analysis. Figure 5 through 72 show a comparison of the simulation results for specified operating conditions versus the actual bench validation data. For more information on iSim:PE visit the iSim online home page.

4. Simulation Schematic
Figure 1 is the base ISL70005SEH iSim:PE model schematic for the dual independent Buck and LDO regulator for FPGA power supplies. The DDR Tracking schematic is nearly identical, changing the LDO input voltage and reference voltage to track the Buck output voltage.

![Figure 1. Base ISL70005SEH iSim:PE Model Schematic](image-url)
5. Using The Model

The ISL70005SEH_FPGA_Load_Step and ISL70005SEH_FPGA_Bode have nearly identical schematics. The only difference is in the B_RLOAD and B_LOAD parameters. For a load transient analysis the B_LOAD is used to generate a transient load current with the B_RLOAD set as a high impedance. For a Bode analysis the B_RLOAD is used to generate a static load current with the B_RLOAD disabled. See Figure 2.

![Figure 2. ISL7005SEH_FPGA Schematic Buck Output Loading](image)

The ISL70005SEH_DDR_Tracking modifies the schematic for a DDR VDDQ and VTT rail application. In this schematic, the Buck output has a 2A transient load. The LDO output voltage tracks the Buck output voltage during this load transient. The Buck VOUT is the input to the LDO L_VIN and the LDO reference (L_EAP) is resistor divided from Buck VOUT. The LDO is set in unity gain configuration so LDO VOUT tracks the Buck VOUT at 1:2 ratio. See Figure 3.

![Figure 3. ISL70005SEH_DDR_Tracking Schematic](image)

The LDO output should be loaded with a source or sink current to keep it out of the dead-band zone.

R14 is the load resistor for sourcing (connect to GND) or sinking (connect to B_VOUT) current. As B_VOUT is twice L_VOUT, the source or sink current is L_VOUT / R14. See Figure 4.

![Figure 4. ISL70005SEH_DDR_Tracking Setting Source or Sink Current](image)
6. Silicon vs Simulation Performance Curves

**Figure 5.** Buck \( f_{SW} \) vs RT Resistor (Silicon)

**Figure 6.** Buck \( f_{SW} \) vs RT Resistor (Simulation)

**Figure 7.** Buck Internal to External Synchronization After Eight External Clock Cycles (Silicon)

**Figure 8.** Buck Internal to External Synchronization After Eight External Clock Cycles (Simulation)

**Figure 9.** Buck External to Internal Synchronization After One Internal Clock Cycle (Silicon)

**Figure 10.** Buck External to Internal Synchronization After One Internal Clock Cycle (Simulation)
The iSim model increases the inductor's DCR from 21.5mΩ to 60mΩ to better match the Buck Bode plot and load transient response of the silicon. The results can be seen on Figures 12, 14, and 16.

Figure 11. Buck Bode Plot; $V_{IN} = 5V$, $V_{OUT} = 1.8V$, Load = 3A, PM = 54.5°; GM = 26db; BW = 24kHz (Silicon)

Figure 12. Buck Bode Plot; $V_{IN} = 5V$, $V_{OUT} = 1.8V$, Load = 3A, PM = 56°; GM = 49db; BW = 20kHz (Simulation)

Figure 13. Buck Load Transient On; $V_{OUT} = 1.8V$; 3A Step (Silicon)

Figure 14. Buck Load Transient On; $V_{OUT} = 1.8V$; 3A Step (Simulation)

Figure 15. Buck Load Transient OFF; $V_{OUT} = 1.8V$; 3A Step (Silicon)

Figure 16. Buck Load Transient OFF; $V_{OUT} = 1.8V$; 3A Step (Simulation)
**ISL70005SEH, ISL73005SEH**

**iSim:PE Model vs Silicon Application Report**

---

**Figure 17. Buck Overcurrent Protection (Silicon)**

**Figure 18. Buck Overcurrent Protection (Simulation)**

**Figure 19. Buck Overcurrent Hiccup and Recovery (Silicon)**

**Figure 20. Buck Overcurrent Hiccup and Recovery (Simulation)**

**Figure 21. Buck Soft-Start; LDO Disabled; \( C_{SS} = 20\text{nF} \) (Silicon)**

**Figure 22. Buck Soft-Start; LDO Disabled; \( C_{SS} = 20\text{nF} \) (Simulation)**

---

**Notes:**
- Inductor Current 2A/Div
- \( B_{PG} \) 5V/Div
- \( B_{VOUT} \) 1V/Div
- \( B_{SS} \) 500mV/Div
- \( B_{LX} \) 2V/Div
- \( 2\mu s/\text{Div} \)
- Capacitor on \( B_{SS} \) = 20nF
Figure 23. Buck Soft-Start; LDO Enabled; $C_{SS} = 20\text{nF}$ (Silicon)

Figure 24. Buck Soft-Start; LDO Enabled; $C_{SS} = 20\text{nF}$ (Simulation)

Figure 25. LDO Soft-Start; Buck Disabled; $C_{SS} = 20\text{nF}$ (Silicon)

Figure 26. LDO Soft-Start; Buck Disabled; $C_{SS} = 20\text{nF}$ (Simulation)

Figure 27. LDO Soft-Start; Buck Enabled; $C_{SS} = 20\text{nF}$ (Silicon)

Figure 28. LDO Soft-Start; Buck Enabled; $C_{SS} = 20\text{nF}$ (Simulation)
Figure 29. Soft-Start DDR Configuration; \( C_{SS} = 10 \text{nF} \) (Silicon)

Figure 30. Soft-Start DDR Configuration; \( C_{SS} = 10 \text{nF} \) (Simulation)

Figure 31. LDO Bode Plot; \( V_{OUT} = 1.2 \text{V} \); 1A Sourcing
PM: 91 deg; GM: 14.8dB; BW: 430kHz (Silicon)

Figure 32. LDO Bode Plot; \( V_{OUT} = 1.2 \text{V} \); 1A Sourcing
PM: 94.5 deg; GM: 15.8dB; BW: 428kHz (Simulation)

Figure 33. LDO Bode Plot; \( V_{OUT} = 1.2 \text{V} \); 1A Sinking
PM: 65 deg; GM: 17.8dB; BW: 320kHz (Silicon)

Figure 34. LDO Bode Plot; \( V_{OUT} = 1.2 \text{V} \); 1A Sinking
PM: 82 deg; GM: 16dB; BW: 545kHz (Simulation)
Figures 35 and 36 show the same information. Figure 35 shows the DC operating point and Figure 36 shows a time domain sweep. Both graphs show the sourcing constant current limit of 1.65A typical.

Figures 37 and 38 show the same information. Figure 37 shows the DC operating point and Figure 38 shows a time domain sweep. Both graphs show the sinking constant current limit of 1.65A typical.
Figure 41. LDO L\_VCC PSRR; 1A Sinking (Silicon)

Figure 42. LDO L\_VCC PSRR; 1A Sinking (Simulation)

Figure 43. LDO L\_VIN PSRR; 1A Sourcing (Silicon)

Figure 44. LDO L\_VIN PSRR; 1A Sourcing (Simulation)

Figure 45. LDO L\_VIN PSRR; 1A Sinking (Silicon)

Figure 46. LDO L\_VIN PSRR; 1A Sinking (Simulation)
Figures 47 and 48 show the same information. However, Figure 47 shows the DC operating point and Figure 48 shows a time domain sweep. Both graphs show the LDO L_VIN dropout voltage of approximately 80mV.

![Figure 47. LDO L_VIN Dropout Voltage (Silicon)](image1)

![Figure 48. LDO L_VIN Dropout Voltage (Simulation)](image2)

![Figure 49. LDO Source-to-Sink Transient Response; L_OUT = L_EA- = L_EA+ = 0.6V (Silicon)](image3)

![Figure 50. LDO Source-to-Sink Transient Response; L_OUT = L_EA- = L_EA+ = 0.6V (Simulation)](image4)

![Figure 51. LDO Source-to-Sink Transient Response; L_OUT = L_EA- = L_EA+ = 0.75V (Silicon)](image5)

![Figure 52. LDO Source-to-Sink Transient Response; L_OUT = L_EA- = L_EA+ = 0.75V (Simulation)](image6)
The noise spikes seen in the simulation result in Figures 58 and 64 are due to the model hitting the current limit during the transient that is not shown in silicon. Increasing the LDO loading current from 50mA to 200mA avoids this discrepancy between model and silicon.
Figure 59. LDO Tracking Buck Transient Response Buck
V<sub>OUT</sub> = 1.5V; LDO V<sub>OUT</sub> = 0.75V;
LDO Sourcing 50mA, Buck Load Off (Silicon)

Figure 60. LDO Tracking Buck Transient Response Buck
V<sub>OUT</sub> = 1.5V; LDO V<sub>OUT</sub> = 0.75V;
LDO Sourcing 50mA, Buck Load Off (Simulation)

Figure 61. LDO Tracking Buck Transient Response Buck
V<sub>OUT</sub> = 1.5V; LDO V<sub>OUT</sub> = 0.75V;
LDO Sinking 50mA, Buck Load On (Silicon)

Figure 62. LDO Tracking Buck Transient Response Buck
V<sub>OUT</sub> = 1.5V; LDO V<sub>OUT</sub> = 0.75V;
LDO Sinking 50mA, Buck Load On (Simulation)

Figure 63. LDO Tracking Buck Transient Response Buck
V<sub>OUT</sub> = 1.5V; LDO V<sub>OUT</sub> = 0.75V;
LDO Sinking 50mA, Buck Load Off (Silicon)

Figure 64. LDO Tracking Buck Transient Response Buck
V<sub>OUT</sub> = 1.5V; LDO V<sub>OUT</sub> = 0.75V;
LDO Sinking 50mA, Buck Load Off (Simulation)
The noise spikes seen in the simulation result in Figures 66 and 72 are due to the model hitting the current limit during the transient that is not shown in silicon. Increasing the LDO loading current from 60mA to 240mA avoids this discrepancy between model and silicon.
7. Revision History

<table>
<thead>
<tr>
<th>Rev.</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.01</td>
<td>Nov 4, 2022</td>
<td>Updated Header on page 1.</td>
</tr>
<tr>
<td>1.00</td>
<td>May 22, 2020</td>
<td>Initial release</td>
</tr>
</tbody>
</table>
IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters
TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information
For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks
Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.