

Operating the Differential Line Receiver EL5172 from a Single 5V Supply

This application note explains the correct method for DC biasing this high-speed amplifier and provides circuit examples of reference voltage buffers that generate a 2.5V DC bias for maximum output dynamic range.

Contents

1. Introduction	1
2. Generating a Stable Reference Voltage	3
3. Revision History	4

1. Introduction

The EL5172 is a high-speed difference amplifier that can operate from either a dual $\pm 5V$ supply, or a single 5V supply. The device comprises two identical operational amplifiers with their open-loop gains of $A_1 = A_2 = A$.




Figure 1. EL5172 Inner Structure

A1 provides the difference between the two input voltages, V_{IN+} and V_{IN-} , amplified by the open-loop gain, and A2 generates the difference between the reference voltage, V_{REF} , and the feedback voltage, V_{FB} , amplified by the open-loop gain. The outputs of both op-amps add to a combined output voltage:

$$(EQ. 1) \quad V_{OUT} = (V_{IN+} - V_{IN-})A_1 + (V_{REF} - V_{FB})A_2$$

Similar to a standard op-amp, achieving a symmetrical output dynamic range requires the signal sources (V_{IN+} and V_{IN-}) and the gain resistor, R_G , to be referenced to V_{REF} (Figure 2); therefore, making the feedback voltage:

$$(EQ. 2) \quad V_{FB} = V_{REF}(1 - \beta) + V_{OUT}\beta \quad \text{with } 1 - \beta = \frac{R_F}{R_F + R_G} \quad \text{and } \beta = \frac{R_G}{R_F + R_G}$$




Figure 2. Biasing for Output Symmetry

Replacing V_{FB} in Equation 1 with Equation 2 makes V_{OUT} :

$$(EQ. 3) \quad V_{OUT} = (V_{IN+} - V_{IN-}) \times \frac{A_1}{1 + A_2\beta} + V_{REF} \times \beta \times \frac{A_2}{1 + A_2\beta}$$

Because both op-amps are matched ($A_1 = A_2$) and the loop-gain is much larger than unity ($A\beta \gg 1$), Equation 3 is simplified to:

$$(EQ. 4) \quad V_{OUT} = (V_{IN+} - V_{IN-}) \times \left(1 + \frac{R_F}{R_G}\right) + V_{REF}$$

To maximize the output dynamic range, V_{REF} is connected to the mid-supply potential, which means that for a dual supply system, $V_{REF} = GND$ (Figure 3), and for a single-supply system, $V_{REF} = V_S/2$ (Figure 4).




Figure 3. Dual Supply Operation with Gain = 2




Figure 4. Single Supply Operation with Gain = 2

However, in the single-supply circuit (Figure 4), the ground referenced input signals must be level-shifted to $V_S/2$, requiring AC-coupling using input capacitors and bias resistors connected to V_{REF} .

Note: C_{IN} and R_B form high-pass filters whose cutoff is at $f_c = 1/(2\pi R_B C_{IN})$. To minimize phase and gain errors, set f_c at least one decade below the minimum signal frequency: $f_c \leq f_{S-min}$. The circuit example in Figure 4 assumes a minimum input frequency of 10MHz; therefore, the high-pass cutoff is set to 1MHz.

2. Generating a Stable Reference Voltage

In single supply applications, the reference voltage must be derived from the supply voltage. While there are various options for doing this, all must provide a low-impedance output to ensure a stable reference.

The ratio-metric approach uses a voltage divider that ensures V_{REF} tracks with the supply voltage. The problem is that to establish a stable reference, the current through the divider should be at least ten times that of the current loading the divider. Considering the low-impedance $1k\Omega$ values of R_F and R_G , the divider resistance has to be in the lower hundreds of ohms, which is usually not acceptable because of the high current consumption caused by the reference circuit.

Another ratio-metric option is to use a high-impedance voltage divider whose output is buffered by a voltage follower (Figure 5). However, this solution is sensitive to power supply ripples and requires an additional filter capacitor at the input to provide ripple rejection.

The cleanest and most stable solution is an integrated voltage reference IC, such as the ISL21090-25. Although not ratio-metric, this device provides a low-noise output voltage with sufficient current sink and source capability and high supply-ripple rejection or PSRR (Figure 6).




Figure 5. V_{REF} Buffer with Op-Amp




Figure 6. 2.5V Bandgap Reference IC

Figure 7 shows the final circuit of the high-speed difference amplifier EL5172 operating from a single 5V supply.




Figure 7. High-Speed Difference Amplifier EL5172 Operating from a Single 5V Supply

3. Revision History

Revision	Date	Description
1.00	Jul 19, 2022	Initial release.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.