

## RZ/A1H Group

## QE for Video Display Controller 5 Sample Program

**APPLICATION NOTE** 

#### R01AN3430EJ0100 Rev.1.00 Oct 17, 2016

## Summary

This application note describes a sample application for Video Display Controller 5 (VDC5), which interoperates with QE for Video Display Controller 5, a plugin for the e<sup>2</sup> studio integrated development environment with support for Renesas microcontrollers. QE for Video Display Controller 5 is a tool that provides a graphical interface for display control to support the development of embedded systems incorporating display devices.

## **Target Device**

RZ/AH Group

## Contents

1.	Ove	erview	3
2.	Оре	eration Confirmation Conditions	4
3.	Har	dware	5
3.	1 H	ardware Configuration	5
4.	Sof	tware	6
4.	1 0	peration Overview	6
4.	2 S	ample Software Details	7
4.:	3 M	emory Map	8
4.	4 P	eripheral Functions Used	8
4.	5 In	terrupt Used	8
4.	6 F	unction Specifications	8
5.	Usi	ng the Sample Program and QE for Video Display Controller 5	9
5.	1 P	rocedure for Confirming Display with a Header File Generated by QE for Video Display	
	С	ontroller 5	9
;	5.1.1	Importing the Sample Project	9
:	5.1.2	Launching QE for Video Display Controller 51	2
;	5.1.3	Display Device Information Settings1	3
;	5.1.4	Generating a Header File1	8
:	5.1.5	Building the Sample Project1	9
:	5.1.6	Confirming Debugger Settings and Display2	0
5.	2 R	eal-Time Adjustment Function Using QE for Video Display Controller 52	3
5.	3 In	nage Download Function of QE for Video Display Controller 5	4
6.	Ada	pting the Sample Program to the User Environment2	5
6.	1 C	PU and Board Initialization	5

6.2 VI	DC5 Operation Settings	25
6.2.1	Panel Clock Settings	25
6.2.2	Using the LVDS PLL to Generate the Panel Clock	26
6.3 G	PIO Settings	27
7. Refe	erence Documents	28



## 1. Overview

As shown in Figure 1.1, VDC5 comprises multiple blocks, so simply checking display attributes requires an understanding of the VDC5 specifications and several settings. However, by using the sample program and QE for Video Display Controller 5, it is possible to prepare an environment in which display device connections can be checked quickly, without the need to understand the VDC5 specifications. QE for Video Display Controller 5 is a tool that provides a graphical interface for display control. The user inputs information on the display device to be used, and the tool outputs a header file containing the information necessary for display control. Using the header file as a basis, the sample program makes settings to VDC5. The tool also provides a function that adjusts the timing in real time, making it possible to first make fine adjustments with the display device connected, and then to output the header file. The sample program is described below.




Figure 1.1 VDC5 Block Configuration



## 2. Operation Confirmation Conditions

The sample program accompanying this application note has been run and confirmed under the conditions below.

Table 2.1	Operation	Confirmation	Conditions
-----------	-----------	--------------	------------

ltem	Description
MCU used	RZ/A1H
Operating frequency	CPU clock (I
	Image processing clock (G
	Internal bus clock (B
	Peripheral clock 1 (P1ø): 66.67 MHz
	Peripheral clock 0 (P0ø): 33.33 MHz
Operating voltage	Power supply (I/O): 3.3 V
	Power supply (internal): 1.18 V
Development environment	Development environment
	Renesas "e <sup>2</sup> studio" Version: 4.3.1.0001
Compiler	GNUARM-NONE-EABI Toolchain v14.02
Operating mode	Boot mode 0*1
	(CS0 space, 16-bit boot)
Board to be used	Board
	<ul> <li>RSK CPU board (YR0K77210C000BE)</li> </ul>
	<ul> <li>RSK TFT APP board (YROK77210C000BE)</li> </ul>
Emulator	J-Link LITE ARM debugger
Board settings	RSK CPU board (YR0K77210C000BE)
(Jumper/switch)	SW4-1 OFF, SW4-2 OFF, SW4-3 OFF, SW4-4 OFF,
	SW4-5 OFF, SW4-6 OFF, SW4-7 OFF, SW4-8 OFF
	SW6-1 ON, SW6-2 ON, SW6-3 ON, SW6-4 ON, SW6-5 ON, SW6-6 ON
	JP11 2-3, JP12 1-2, JP21 1-2, JP18 1-2
	<ul> <li>RSK TFT APP board (YROK77210C000BE)</li> </ul>

space.



## 3. Hardware

## 3.1 Hardware Configuration

Figure 3.1 shows the hardware configuration used by the sample program.




Figure 3.1 Hardware Configuration of Sample Program



## 4. Software

## 4.1 **Operation Overview**

As shown in Figure 4.1, the sample program initializes clocks, interrupts, the MMU, etc., on the CPU; initializes the bus settings for connecting to external memory, etc., on the board; and makes VDC5 operation settings based on the header file output by Video Display Controller 5. Then it makes GPIO settings used for display control.




Figure 4.1 Sample Program Operation Overview



## 4.2 Sample Software Details

Figure 4.2 lists the VDC5 operation settings in detail. The VDC5 operation settings are based on the header file output by QE for Video Display Controller 5.




Figure 4.2 Flowchart of VDC5 Operation Settings

If the display device settings are made correctly, the screen shown in Figure 4.3 is displayed.




Figure 4.3 Display Screen



## 4.3 Memory Map

The specific section used by the sample program is as shown below.

Name of Area	Туре	Description
VRAM_SECTION_1	ZI Data	Buffer for storing display data
		Assigned to an uncached area at a fixed address (0x60500000)
		in the large-capacity on-chip RAM.

Table 4.1	Specific Section Used by Sample Program
-----------	---

## 4.4 Peripheral Functions Used

Table 4.2 lists the peripheral functions used by the sample program and their applications.

Table 4.2	Peripheral Fu	Inctions Used and	Their Applications
-----------	---------------	-------------------	--------------------

Peripheral Function	Application
Video display controller 5 (VDC5)	Display
Channel 0	Uses graphics 2.
	Color format: RGB888
Interrupt controller (INTC)	VDC5 channel 0 interrupt control
	Waiting for register update
Large-capacity on-chip RAM	VRAM
	<ul> <li>On-chip RAM is used as a display buffer.</li> </ul>

## 4.5 Interrupt Used

Table 4.3 lists the interrupt used by the sample program. The VDC5 register settings are updated by the vertical sync signal (Vsync), and this interrupt is used to wait for the update to occur. The LCD refresh rate is approximately 60 Hz, so the interrupt interval is approximately 16.6 msec.

Interrupt (Source ID)	Priority	Source Description
VDC5 channel 0 (GR3_VLINE0: 78)	5	Specified line signal of graphics 3 panel output (synchronized with line 0 of the video signal output by the image synthesis block)

#### Table 4.3 Interrupt Used by Sample Program

## 4.6 Function Specifications

For information on the functions used by the sample program, refer to the related application note RZ/A1H Group: Video Display Controller 5 Sample Driver (R01AN1822JJ/EJ).



## 5. Using the Sample Program and QE for Video Display Controller 5

The sample program is intended to be run in the environment provided by the RSK CPU board (YR0K77210C000BE). The procedure for confirming connection of the RSK TFT APP board (YR0K77210C000BE) with QE for Video Display Controller 5 when using this environment is described below. For instructions for installing e<sup>2</sup> studio and QE for Video Display Controller 5, refer to the manuals of each of these tools.

# 5.1 Procedure for Confirming Display with a Header File Generated by QE for Video Display Controller 5

#### 5.1.1 Importing the Sample Project

After launching e<sup>2</sup> studio, right-click with the mouse and select **Import**, as shown in Figure 5.1, to display the **Import** dialog box.




Figure 5.1 Importing the Project



In the Import dialog box (Figure 5.2), select Existing Projects into Workspace and click the Next button.

Select Create new projects from an archive file or directory.	
Select an import source: type filter text	
General General GMSIS Pack CMSIS Pack Convert CCRX to GNURX Project Solutions DS-5 KPIT GNUARM-RZ/NONE Project File System HEW Project File System Freferences Renewa & Import Existing C/C++ Project into Workspace Renewas Common Project File C/C++ Renewas Common Project File C/C++ Code Generator C/C+ Statll Particle Statll File System Team	e.
	Cancel

Figure 5.2 Import Dialog Box

In the **Browse Folders** dialog box (Figure 5.3), select the folder containing the sample program and click the **OK** button.

ォルダーの参照 Select root directory of the projects to import	×	
OS-5 Workspace RTX     OS-5 Workspace RTX     OS-5 Workspace Serial     OS-5 Workspace Serial Partner     OS-5 Workspace Y522     OS-5 Workspace     IAR     Icense     mbed     ZA1_new     SH7269     UncannyCV_Demo		
フォルダー(F): e2studio Workspace 新しいフォルダーの作成(N) OK キャンセル	] ] <sub>//.</sub>	

Figure 5.3 Browse Folders



When the sample project is found, **RZ\_A1H\_QE\_for\_VDC5\_sample** is displayed in the **Project** field, as shown in Figure 5.4. Check the box and then click the **Finish** button.

e? Import		
Import Projects Select a directory to search for existing Eclipse projects.		
Select root directory:     C#works¥e2studio Workspace     Select archive file:     Projects:	Browse	
- ☑ RZ_A1H_QE_for_VDC5_sample (C:¥works¥e2studio Works	Deselect All Deselect All Refresh	
Options Search for nested projects Copy projects into workspace Hide projects that already exist in the workspace	•	
Working sets	Select	
K Back Next > Finis	h Cancel	

Figure 5.4 Import Project Confirmation Dialog Box

When the above steps are completed, the sample program is imported into  $e^2$  studio (Figure 5.5).

C/C++-e2 studio         File Edit Source Refactor Navigate Search Project Renesas Views Run Window Help         Image: Search Project Renesas Views Run Views R	File Edit Source Refactor Navigate Search Project Renesas Views Run Window Help         Image: Search Project Refactor Navigate Search Project Renesas Views Run Window Help         Image: Search Project Refactor Navigate Search Project Renesas Views Run Window Help         Image: Search Project Refactor Navigate Search Project Renesas Views Run Window Help         Image: Search Project Refactor Navigate Search Project Refa
Image: Second	Image: Sector Sector
Image: Second	Project Explorer SS       Image: Control of the second of th
RZ_AIH_QE_for_VDC5_sample Display includes Display compiler_specific Display compiler_specific Dis	Poble       Tasks       Cons.       Prope.       Memo.       Stack.       Smart.       Image: Constant in the stack.         Ditems       V       V       V       V       V       V       V       V         Ditems       V
	0 items Description * Resource Path Location Type
Description * Resource Path Location Type	
Description ^ Pesource Path Location Type	

Figure 5.5 Imported Sample Project



## 5.1.2 Launching QE for Video Display Controller 5

From the  $e^2$  studio menu select **Renesas Views**  $\rightarrow$  **Renesas QE**  $\rightarrow$  **Display Timing Tuning(QE)** to launch QE for Video Display Controller 5 (Figure 5.6).




Figure 5.6 QE for Video Display Controller 5 Launch Screen



## 5.1.3 Display Device Information Settings

Select **Custom** from the **Maker/Type** pull-down list at the top of the dialog box shown in Figure 5.6 to display the **Edit Custom Display Data** dialog box (Figure 5.7). The display device information is input into this dialog box. The TFT LCD (GWP0700CNWV04) from GW Opto is mounted on the RSK TFT APP board (YROK77210C000BE) used in the present case, and information matching the specifications of this TFT LCD will be input.

	RSK TFT APP Board	test		
Model Name/Size :	YROK77210C000BE			
C Display Type 1 C Display Type 2 C Display Type 3	CLK			Divert the existing dat
Parameter		Min	Тур	Max
Panel Clock Frequen		-		-
Panel Clock Period (I		-	-	-
Horizontal Frequency		-	-	-
Horizontal Period (HF Horizontal Total Perio		-	-	-
Horizontal Pulse Widt		-		_
Horizontal Display Pe		-		-
Horizontal Front Porc		-		-
Horizontal Back Porc		-		-
Vertical Frequency (		-	-	-
Verticall Period (VP)		-	-	-
Vertical Total Period	(VTP) [Line]	-	-	-
Vertical Pulse Width	(VPW) [Line]	-		-
Vertical Display Peri		-		-
Vertical Front Porch		-		-
Vertical Back Porch	(VBP) [Line]	-		-
L				
•				
URL:				
			ОК	Cancel Help
			UK I	vancer neip

Figure 5.7 Edit Custom Display Data Dialog Box

#### (a) Entering a Registered Name

Enter any name you wish in the **Maker/Type** and Model/Size fields of the **Edit Custom Display Data** dialog box (Figure 5.8). This name will be registered in the drop-down list and will become selectable.

e <sup>2</sup> Edit Custom Dis	play Data	X
Maker/Type :	RSK TFT APP Board test	<b>•</b>
Model Name/Size :	YROK77210C000BE	

Figure 5.8 Name Registration

#### (b) Selecting the Display Type

Table 5.1 lists the main control signals required when connecting a display device. In the present case, three display device types combining these control signals are supported by QE for Video Display Controller 5.

Table 5.1	Main C	ontrol Signals
-----------	--------	----------------

Name	Function Summary
Horizontal sync signal (Hsync)	Signal that creates timing for displaying one line
Vertical sync signal (Vsync)	Signal that creates timing for displaying one screen
Panel clock (CLK)	Pixel-level display frequency
Display enable (DE)	Signal indicating that valid data is being output
Data (Data)	Display data



The user must select from the three display types listed in Table 5.2 to determine which control signals are required by the specifications of the display device used.

Name	Display Type 1	Display Type 2	Display Type 3
Horizontal sync signal (Hsync)	Used	Not used	Used
Vertical sync signal (Vsync)	Used	Not used	Used
Panel clock (CLK)	Used	Used	Used
Display enable (DE)	Not used	Used	Used
Data (Data)	Used	Used	Used

#### Table 5.2 Control Signals Used

Figure 5.9 and Figure 5.10 show horizontal and vertical input timing charts for the RSK TFT APP board (YROK77210C000BE) used in the present case. The horizontal sync (Hsync) signal, vertical sync (Vsync) signal, and display enable (DE) signal shown in these timing charts are required, so select display type 3 (Figure 5.11).




Figure 5.9 Horizontal Input Timing Diagram




Figure 5.10 Vertical Input Timing Diagram




Figure 5.11 Display Type Selection



#### (c) Inputting Control Timing Values

Figure 5.9 and Figure 5.10 show horizontal and vertical input timing charts for the RSK TFT APP board (YROK77210C000BE) used in the present case. Table 5.3 and Table 5.4 list the input timing of the horizontal and vertical sync signals. After inputting these control timing values, the result is as shown in Figure 5.12. The values input under **Typ** are used for timing control, and the values input under **Min** and **Max** are used to confirm that values are within the allowable range when the GUI is used for timing adjustment in QE for Video Display Controller 5.

CLK       Divert the existing data         Display Type 3         Parameter       Min       Typ       Max         Parameter       Min       Typ       Max <th colspan<="" th=""><th>C Display Type 1         Vsync         Minimum         Minimum</th><th>Maker/Type : Model Name/Size :</th><th>RSK TFT APP Board YROK77210C000BE</th><th>test</th><th></th><th></th></th>	<th>C Display Type 1         Vsync         Minimum         Minimum</th> <th>Maker/Type : Model Name/Size :</th> <th>RSK TFT APP Board YROK77210C000BE</th> <th>test</th> <th></th> <th></th>	C Display Type 1         Vsync         Minimum         Minimum	Maker/Type : Model Name/Size :	RSK TFT APP Board YROK77210C000BE	test		
Panel Clock Frequency (PCF) [MHz]         26.4         33.3         46.8           Panel Clock Period (PCP) [ns]         21.36752136752137         80.0300300300300304         87.878787878787878787878787878787878787	Panel Clock Frequency (PCF) [MHz]         26.4         33.3         46.8           Panel Clock Period (PCP) [ns]         21.36752136752137         30.030030030030030303         37.8787878787878787878787878787878787878	C Display Type 2	Vsync Hsync DE Data		]	Divert the existing data	
Panel Clock Period (PCP) [ns]         21.36752136752137         30.0300300300300303         37.8787878787878788           Horizontal Frequency (HF) [KHz]         -         -         -         -           Horizontal Frequency (HF) [KHz]         -         -         -         -           Horizontal Frequency (HF) [Clock]         852         1056         1200           Horizontal Total Period (HTP) [Clock]         852         1056         1200           Horizontal Total Period (HTP) [Clock]         1         20         40           Horizontal Display Period (HDP) [Clock]         -         800         -           Horizontal Front Porch (HEP) [Clock]         16         210         354           Horizontal Frequency (VF) [Hz]         -         -         -           Vertical Frequency (VF) [Hz]         -         -         -           Vertical Total Period (VP) [Line]         510         525         650           Vertical Puise Width (VPW) [Line]         1         10         20           Vertical Display Period (VP) [Line]         -         -         -           Vertical Port Porch (VFP) [Line]         1         20         -	Panel Clock Period (PCP) [ns]         21.36752136752137         30.0300300300300303         37.87878787878787888           Horizontal Frequency (HF) (KHz)         -         -         -         -           Horizontal Frequency (HF) (KHz)         -         -         -         -           Horizontal Total Period (HP) [us]         -         -         -         -           Horizontal Total Period (HTP) [Clock]         852         1056         1200           Horizontal Total Period (HPP) [Clock]         1         20         40           Horizontal Display Period (HDP) [Clock]         -         800         -           Horizontal Back Porch (HFP) [Clock]         16         210         354           Horizontal Back Porch (HPP) [Clock]         -         -         -           Vertical Period (VP) [ms]         -         -         -           Vertical Period (VP) [Ine]         510         525         650           Vertical Vise Width (VPW0 [Line]         10         20         Vertical Evolution (VFP) [Line]           Vertical Evolution (VFP) [Line]         -         480         -           Vertical Front Porch (VFP) [Line]         -         13         -						
= 1 (a + b) = b (D + b) (D + b) (D + b) = 1  10		Panel Clock Period Horizontal Frequenc Horizontal Period (H Horizontal Total Per Horizontal Total Per Horizontal Front Por Horizontal Front Por Horizontal Back Por Vertical Period (VP Vertical Period VP Vertical Porlas Widt Vertical Display Per Vertical Front Porch	(POP) [ns] y (HF) [KH2] (P) [us] ioi (HTP) [Clock] th (HPW) [Clock] th (HPP) [Clock] ch (HFP) [Clock] ch (HFP) [Clock] (VF) [Line] d (VTP) [Line] ioid (VDP) [Line] ioid (VDP) [Line]	21.36752136752137 	30.030030030030030034 - - 1056 20 800 210 25 - 525 10 480 22	37.87879787878788 - - 1200 40 - 354 - - - 550	

Figure 5.12 Result Inputting Control Timing Values

Refer to Table 5.3 when inputting the following items:

- Panel clock frequency
- Horizontal total period
- Horizontal pulse width
- Horizontal display period
- Horizontal front porch
- Horizontal back porch

Refer to Table 5.4 when inputting the following items:

- Vertical total period
- Vertical pulse width
- Vertical display period
- Vertical front porch
- Vertical back porch
- Note: In Figure 5.12 the **Typ** values for Horizontal Pulse Width and Vertical Pulse Width are midway between the **Min** and **Max** values. Also, the values listed in Table 5.3 and Table 5.4 should be input for HS Blanking and VS Blanking, but since these HS Blanking and VS Blanking values include the HS pulse width and VS pulse width, respectively, the **Typ** values for Horizontal Pulse Width and Vertical Pulse Width are subtracted and the resulting values are input as the **Typ** values for Horizontal Back Porch and Vertical Back Porch, respectively.



		Value				
Item	Symbol	Min.	Тур.	Max.	Unit	Note
Horizontal display area	thd		800	_	DCLK	
DCLK frequency	fclk	26.4	33.3	46.8	MHz	
One horizontal line	th	852	1056	1200	DCLK	
HS pulse width	thpw	1		40	DCLK	
HS blanking	thb	46	46	46	DCLK	
HS front porch	thpf	16	210	354	DCLK	


#### Table 5.3 Horizontal Input Timing

#### Table 5.4 Vertical Input Timing

		Value					
Item	Symbol	Min.	Тур.	Max.	Unit	Note	
Vertical display area	tvd		480		TH		
VS period time	Τv	510	525	650	TH		
VS pulse width	tvpw	1		20	TH		
VS blanking	tvb	23	23	23	TH		
VS front porch	tvpf	7	22	147	TH		

#### (d) Control Signal Output Settings

Click the display controller and LCD settings icon (Figure 5.13) in QE for Video Display Controller 5 to display the **Display Controller and LCD Settings** dialog box (Figure 5.14).



## Figure 5.13 Display Controller and LCD Settings Icon

In this dialog box, make output settings for the control signals listed below.

[Panel driver signal (TCON) output selection]

- Output pin selection: Output to pins LCD\_TCON0 to LCD\_TCON6 (TCON0 to TCON6)
  Control signal polarity:
- Positive polarity (high active) Negative polarity (low active)

#### [LCD setting]

- Output data format selection: 24-bit RGB888 output (24-bit (VDC5\_LCD\_OUTFORMAT\_RGB888)) 18-bit RGB666 output (18-bit (VDC5\_LCD\_OUTFORMAT\_RGB666)) 16-bit RGB565 output (16-bit (VDC5\_LCD\_OUTFORMAT\_RGB565))
- Data output timing: Output at rising edge of panel clock (Rising (VDC5\_EDGE\_RISING)) Output at falling edge of panel clock (Falling (VDC5\_EFGE\_FALLING))



e <sup>2</sup> Display Controller and LCD setting
Panel Driver Signal (TCON) Output Selection
VSync: TCON4 VSync: TCON4
HSync: TCON3 V Low Active V
DE: TCON2 V High Active V
LCD Setting
LCD Output Format: 24bit (VDC5_LCD_OUTFORMAT_RGB888)
Timing of Output Data: Rising (VDC5_EDGE_RISING)
OK Cancel Help

Figure 5.14 Display Controller and LCD Settings Dialog Box

The output pin selection items matching the specifications of the RSK TFT APP board (YROK77210C000BE) used in the present case are listed below.

- Output pin selection
  - Vsync: TCON4
  - Hsync: TCON3
  - DE: TCON2

Based on Figure 5.9 and Figure 5.10, the polarity of the control signals is listed below.

- Polarity of the control signals
  - Vsync: Negative polarity (low active)
  - Hsync: Negative polarity (low active)
  - DE: Positive polarity (high active)

The output data format matching the board specifications is listed below.

• Output data format selection: 24-bit RGB888 output (24-bit (VDC5\_LCD\_OUTFORMAT\_RGB888))

Regarding the data output timing, since sampling occurs at the falling edge of the DCLK signal, according to Figure 5.9, the timing of data output on the VDC5 side is at the rising edge of the panel clock.

• Data output timing: Output at rising edge of panel clock (Rising (VDC5\_EDGE\_RISING))

This completes the display device information settings.



## 5.1.4 Generating a Header File

You can generate a header file reflecting the control timing settings by clicking the generate header file icon (Figure 5.15) in QE for Video Display Controller 5. The header file name and output destination can be specified by the user.




Figure 5.15 Generating a Header File

The sample program references the generated header file and makes settings to VDC5. Save the header file using the folder name and file name shown below.

[Folder]

• RZ\_A1H\_QE\_for\_VDC5\_sample\inc\lcd

[File name]

• RSK\_TFT\_ch0.h



## 5.1.5 Building the Sample Project

After completing the display device information settings and outputting the header file in QE for Video Display Controller 5, right-click the imported project, as shown in Figure 5.16, and select **Build Project**.

File Edit Source Refactor Navigate Search Project Renesas Views Run Window Help         Image: Search Project Renesas Views Run Window         Image: RZ_AIH QE for VDO5 sample III         New         Image: RZ_AIH QE for VDO5 sample III         New         Image: Reference Re
Image: Second
Project Explorer &     Image: Constraint of the second secon
Image: Second
Image: Second
E Conv Ctrt+C
E UNIV UTITU
Paste CtrI+V
Rename F2
≧ss Import ≧ss Export
Build Project
Clean Project Refresh F5 Close Project Close Unrelated Projects
Build Configurations  Make Targets Index
Exclude from build Profile As Debug As Run As Team
Compare With Restore from Local History
eight Renesas Quick Settings         Alt+Q         Resource         Path           eight Renesas Tool Settings         Alt+T         scif_userdef_ /RZ
Run C/C++ Code Analysis      Windows Explorer
Command Prompt
RZ_A1H_QE_for_VDC5_sample     Properties     Alt+Enter

Figure 5.16 Building the Project

You can confirm that building the project has completed successfully when the console output shown in Figure 5.17 is displayed.




Figure 5.17 Console Output of Result



## 5.1.6 Confirming Debugger Settings and Display

The RSK CPU board (YR0K77210C000BE) is used to confirm the display on the RSK TFT APP board (YR0K77210C000BE). The debugger used is the JLINK LITE ARM debugger bundled with the RSK CPU board (YR0K77210C000BE). The debugger settings are described below.

From the  $e^2$  studio menu, select **Run**  $\rightarrow$  **Debug Configurations** to display the **Debug Configurations** dialog box (Figure 5.18). Select **Renesas GDB Hardware Debugging**, right-click with the mouse, and select **New**.




Figure 5.18 Debug Configuration Dialog Box

Figure 5.19 shows a newly created debug configuration. Click the **Browse...** button under **Project**, and select **RZ\_A1H\_QE\_for\_VDC5\_sample**.

Image: Startup     Image: Startup       Image: Startup     Image: Startu
Image: Contract Remote Application       Image: Contract Remote Application         Image: Contract Remote Application       Image: Contract Remote Application

Figure 5.19 Newly Created Debug Configuration



Next, select the **Debugger** tab, make the settings listed below (Figure 5.20), and click the **Apply** button.

[Debug hardware]: J-Link ARM

[Target Device]: R7S721001

Figure 5.20 Debugger Settings

Next, select the **Startup** tab, and remove the break point that is set by default. Uncheck the box shown in Figure 5.21. If this box it not unchecked, execution will always stop once at main.

Debug Configurations Create, manage, and run configurations	1 I I I I I I I I I I I I I I I I I I I	×
Image: Contract of the second seco	Name:       R2Z_A1H_QE_for_VDC5_sample HardwareDebug         Main:       \$\$ Source       Common         Initialization Commands       Image: Common       Image: Common         Run Commands       Image: Common       Image: Common       Image: Common	
Filter matched 9 of 11 items	Apply Revert	
0	Debug Close	

Figure 5.21 Removing Break Point

After making the above settings, if the debugger is not connected, click the **Debug** button to start loading the program and launch the debugging environment (Figure 5.22).






Figure 5.22 Startup Screen of Debugging Environment

After the debugger starts, if the display device settings have been entered correctly, a line one pixel thick is drawn around the outer edge of the screen, as shown in Figure 5.23. This screen is generated by the program according to the display size in the header information generated by QE for Video Display Controller 5. If you cannot confirm that this screen was displayed correctly, for example if it is shifted to the left or to the right, use QE for Video Display Controller 5 to adjust the control signal timing.




Figure 5.23 Startup Screen



## 5.2 Real-Time Adjustment Function Using QE for Video Display Controller 5

After connecting the debugger and launching the sample program, you can alter the control signal timing by changing the setting values shown in Figure 5.24. Make adjustments while viewing the results on the connected display device, then re-output the header file.




Figure 5.24 Debugging the Control Signal Timing

Note: When debugging the control signal timing, the contents of the registers of VDC5 are changed directly via the debugger. The sample program assumes the VDC5 graphics plane graphics 2 will be used. If the user makes changes to use other graphics planes, such as graphics 0, graphics 1, or graphics 3, the anticipated operation may not be possible.



## 5.3 Image Download Function of QE for Video Display Controller 5

After checking the screen shown in Figure 5.23, you can use the image download function of QE for Video Display Controller 5 to display any image you wish. Click the icon shown in Figure 5.25 to display the **Send the Image** dialog box (Figure 5.26).

e <sup>2</sup>	
💭 Display Timing Tuning (QE) 🔀	🏥 🗣 🖳 😭 🔛 🐨 🗖

Figure 5.25 Image Download Icon

e <sup>2</sup> Send the	Image	×
Address :	0×60500000	
Size[byte] :		
Sending File	C:¥works¥e2studio V	Browse
Send	Cancel	Help

Figure 5.26 Send Image Dialog Box

Address: Specify the address of the buffer for storing display data.

Size [bytes]: Image file size (When not specified, the file size is used.)

Sending File: Image file (binary format)

For **Address**, specify 0x60500000. The sample program reserves the buffer for storing display data with an array variable (FrameBuffer\_1[]) and allocates it to VRAM\_SECTION\_1 section (0x60500000).

For **Sending File**, use a binary image that matches the display data format set in the sample program. The display data format is set to RGB888 in the sample program. Note that you can use ImagePackager,<sup>\*1</sup> which is bundled with the sample program, to generate image files for downloading.

Note 1. For details of ImagePackager, refer to the related application note RZ/A1H Group: Graphics Library RGA (R01AN2162JJ/EJ).



## 6. Adapting the Sample Program to the User Environment

The sample program was created in conjunction with the RSK CPU board (YR0K77210C000BE) and RSK TFT APP board (YR0K77210C000BE). In order to use it for checking LCD displays in the user environment, the sample program must modified to match that environment. The locations to be modified are listed below.

## 6.1 CPU and Board Initialization

The sample program performs initialization to match the RSK CPU board (YR0K77210C000BE). It is therefore necessary to make modifications to match the user environment. The sample program makes settings for external memory such as SDRAM, although external memory is not used. These settings should be modified to match the user environment.

## 6.2 VDC5 Operation Settings

Some items related to display device control can be specified using QE for Video Display Controller 5 and some cannot. The settings that cannot be made using QE for Video Display Controller 5 are specified by the sample program instead. Therefore, the following three items need to be modified to match the user environment.

• Display device timing control

The sample program references RSK\_TFT\_ch0.h when making settings to VDC5. This header file is generated by QE for Video Display Controller 5.

• Panel clock settings

The sample program references RSK\_TFT\_panel\_clk.h. This file must be modified to match the user environment. Note that this item cannot be specified using QE for Video Display Controller 5.

• GPIO settings

The sample program uses GRAPHICS\_SetLcdPanel\_Ch0() in lcd\_display\_ch0.c to make these settings. This function must be modified to match the user environment. Note that this item cannot be specified using QE for Video Display Controller 5.

The panel clock settings are GPIO that cannot be specified using QE for Video Display Controller 5 are described below.

## 6.2.1 Panel Clock Settings

VDC5 allows a variety of input clocks to be used as the source clock to generate the panel clock. The selectable source clocks are listed below. Note that the selected source clock is then frequency divided (1/1 to 1/32).

[Source clocks]

- Video clock (VIDEO\_X1)
- Video clock (DV\_CLK)
- External clock 0 (LCD0\_EXTCLK)
- External clock 1 (LCD1\_EXTCLK)
- Peripheral clock 1 (P1 $\phi$ )
- LVDS PLL clock
- LVDS PLL clock × 1/7

The sample program uses the selections listed below to produce a "Panel Clock Frequency" of 33.3 MHz, as set in Figure 5.12, to match the specifications of the RSK TFT APP board (YROK77210C000BE).

- Peripheral clock 1 (P1¢) 66.6 MHz
- 1/2 division ratio

These settings are located in RSK\_TFT\_panel\_clk.h.

- #define LCD\_CH0\_PANEL\_CLK (VDC5\_PANEL\_ICKSEL\_PERI)
- #define LCD\_CH0\_PANEL\_CLK\_DIV (VDC5\_PANEL\_CLKDIV\_1\_2)



#### 6.2.2 Using the LVDS PLL to Generate the Panel Clock

The preceding item described how a selection is made among the multiple source clocks to generate the panel clock. It is possible to gain additional flexibility by selecting the LDCS PLL clock as the source clock. The LDCS PLL clock can be used even when not using the LVDS LCD. Some setting examples are provided below.

Appended to the sample program are headers for settings to select the LDCS PLL clock, use the 66.6 MHz peripheral clock 1 (P1 $\phi$ ) as the source clock, and generate a 40 MHz clock.

These settings are located in RSK\_HDMI\_800x600\_panel\_clk.h. The source clock is the clock generated by the LVDS PLL, which is then frequency divided (1/1).

- #define LCD\_CH0\_PANEL\_CLK (VDC5\_PANEL\_ICKSEL\_LVDS)
- #define LCD\_CH0\_PANEL\_CLK\_DIV (VDC5\_PANEL\_CLKDIV\_1\_1)

The LVDS PLL settings are shown below. The 66.6 MHz peripheral clock 1 (P1 $\phi$ ) is selected as the source clock of the LVDS PLL.

• #define LVDS\_PLL\_INPUT\_CLK (VDC5\_LVDS\_INCLK\_SEL\_PERI)

The settings for the LVDS PLL are listed below. For details on the setting values, see 40.5.1, LVDS PLL Settings, in RZ/A1H Group, RZ/A1M Group User's Manual: Hardware.

- #define LVDS\_PLL\_NIDV (VDC5\_LVDS\_NDIV\_4)
- #define LVDS\_PLL\_NODIV (VDC5\_LVDS\_NDIV\_4)
- #define LVDS\_PLL\_NFD (384u)
- #define LVDS\_PLL\_NRD (5u-1u)
- #define LVDS\_PLL\_NOD (VDC5\_LVDS\_PLL\_NOD\_8)

Table 6.1 lists example settings for other panel clocks.

#### Table 6.1 Example Panel Clock Settings Using the LVDS PLL

Generated Panel Clock	25.175 [MHz]	40.0 [MHz]	65.0 [MHz]	83.5 [MHz]	85.5 [MHz]
LCD_CH0_PANEL_CLK	VDC5_PANEL	ICKSEL_LVDS			
LCD_CH0_PANEL_CLK_DIV	VDC5_PANEL	_CLKDIV_1_1			
LVDS_PLL_INPUT_CLK	VDC5_LVDS_I	NCLK_SEL_PE	રા		
LVDS_PLL_NIDV	VDC5_LVDS_N	NDIV_4			
LVDS_PLL_NODIV	VDC5_LVDS_N	NDIV_4			
LVDS_PLL_NFD	145	384	312	481	82
LVDS_PLL_NRD	(3u-1u)	(5u-1u)	(5u-1u)	(6u-1u)	(1u-1u)
LVDS_PLL_NOD	8	8	4	4	4



## 6.3 **GPIO Settings**

The ports of the RZ/A1 are multiplexed with pins of peripheral modules. The functions of multiplexed pins (alternative functions) are selected by means of register settings. In the present case the pins listed below are set as display device output pins, but multiple pins are multiplexed. The multiplexed RZ/A1H ports are listed below.

Output pin selections (multiplexed ports)

- Vsync: TCON4 (P3\_5, P11\_10, P11\_13)
- Hsync: TCON3 (P3\_4, P11\_11)
- DE: TCON2 (P3\_3, P11\_12)

The following port selections are made in the sample program to match the RSK CPU board (YR0K77210C000BE) and RSK TFT APP board (YR0K77210C000BE).

Output pin selections (selected ports)

- Vsync: TCON4 (P11\_10)
- Hsync: TCON3 (P11\_11)
- DE: TCON2 (P11\_12)

GRAPHICS\_SetLcdPanel\_Ch0() in lcd\_display\_ch0.c is used to make these settings. In addition, settings are made in like manner for the following pins needed for display device control.

Output pin selections (selected ports)

- Panel clock: LCD0\_CLK (P11\_15)
- Data: LCD DATA23 to LCD DATA0 (P11\_7 to P11\_0, P10\_15 to P10\_0)

Modify these settings are necessary to match the display device you are using. Making the appropriate modifications will make it possible to confirm the operation of the display device you are using.



## 7. Reference Documents

User's Manual

- RZ/A1H Group User's Manual: Hardware
- RZ/A1H Group Renesas Starter Kit+ User's Manual For e<sup>2</sup> studio (The latest information can be downloaded from the Renesas Electronics website.)

Application Notes

- RZ/A1H Group Example of Initialization (R01AN1864JJ/EJ)
- RZ/A1H Group Video Display Controller 5 Sample Driver (R01AN1822JJ/EJ)
- RZ/A1H Group Graphics Library "RGA" (R01AN2162JJ/EJ) (The latest information can be downloaded from the Renesas Electronics website.)



## Website and Support

Renesas Electronics Website <u>http://www.renesas.com/</u>

#### Inquiries

http://www.renesas.com/contact/

All trademarks and registered trademarks are the property of their respective owners.



## **Revision History**

		Description		
Rev.	Date	Page	Summary	
1.00	Oct. 17, 2016		First edition issued	

#### General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Handling of Unused Pins

Handle unused pins in accordance with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access
  these addresses; the correct operation of LSI is not guaranteed if they are accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal.
   Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

— The characteristics of Microprocessing unit or Microcontroller unit products in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

#### Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renease Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
- "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.
- \*High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-clisaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not Intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesse Electronics products described in this document within the range specified by Renesse Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesse Electronics shall have no liability for maifunctions or damages arising out of the use of Renesse Electronics products beyond such specified ranges.
- 7. Although Renessas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and maifunctions under certain use conditions. Further, Renessas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renessas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for eging degradedition or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, uss, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required have and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



#### SALES OFFICES

#### **Renesas Electronics Corporation**

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

Refer to "http://www.renesas.com/" for the latest and detailed information.
Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-40-5588-6000, Fax: +1-406-588-6130
Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004
Renesas Electronics Europe Limited Dukes Meadow, Milliboard Road, Boume End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900
Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tei: +49-211-6503-0, Fax: +49-211-6503-1327
Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tei: +88-10-8235-1155, Fax: +86-10-8235-7679
Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 565 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tei: +86-21-2226-0889, Fax: +86-21-2226-0999
Renease Electronics Hong Kong Limited Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tei: +852-2265-6688, Fax: +852 2868-9022
Renease Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tai: +886-2-8175-9600, Fax: +886 2-8175-9670
Renesse Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300
Renesas Electronics Malaysia Sdn.Bhd. Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jin Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tei: +60-3-7955-9390, Fax: +60-3-7955-9510
Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tei: +91-80-67208700, Fax: +91-80-67208777
Renease Electronics Korea Co., Ltd. 12F., 234 Tehran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141