

RX Family

Preventing Access to On-Chip Flash Memory by Third Parties

Summary

This application note describes methods of prohibiting access by third parties to the on-chip flash memory of Renesas MCUs.

As used in this application note, the terms “developer” and “third party” are defined as follows.

Developer: The program developer. The person enabling protection of the on-chip flash memory.

Third party: A person other than the developer.

Target Devices

- RX110 Group
- RX111 Group
- RX113 Group
- RX130 Group
- RX210 Group
- RX21A Group
- RX220 Group
- RX231, RX230 Group
- RX23T Group
- RX24T Group
- RX24U Group
- RX610 Group
- RX62G Group
- RX62N, RX621 Group
- RX62T Group
- RX630 Group
- RX634 Group
- RX63N, RX631 Group
- RX63T Group
- RX64M Group
- RX71M Group
- RX65N, RX651 Group
- RX66T Group
- RX72T Group

Contents

1. Device Categories	4
2. Device Group A Protection Methods	5
2.1 Specifications	5
2.2 Selecting Protection Settings	6
2.3 Description of Protection Setting Patterns	8
2.3.1 Protection Setting Pattern 1	8
2.3.2 Protection Setting Pattern 2	9
2.3.3 Protection Setting Pattern 3	10
2.3.4 Protection Setting Pattern 4	11
2.3.5 Protection Setting Pattern 5	12
2.4 Protection Setting Examples	13
3. Device Group B Protection Methods	14
3.1 Specifications	14
3.2 Selecting Protection Settings	15
3.3 Description of Protection Setting Patterns	17
3.3.1 Protection Setting Pattern 1	17
3.3.2 Protection Setting Pattern 2	18
3.3.3 Protection Setting Pattern 3	19
3.3.4 Protection Setting Pattern 4	20
3.3.5 Protection Setting Pattern 5	21
3.4 Protection Setting Examples	22
4. Device Group C Protection Methods	23
4.1 Specifications	23
4.2 Selecting Protection Settings	24
4.3 Description of Protection Setting Patterns	26
4.3.1 Protection Setting Pattern 1	26
4.3.2 Protection Setting Pattern 2	27
4.3.3 Protection Setting Pattern 3	28
4.3.4 Protection Setting Pattern 4	29
4.3.5 Protection Setting Pattern 5	30
4.4 Protection Setting Examples	31
5. Device Group D Protection Methods	32
5.1 Specifications	32
5.2 Selecting Protection Settings	33
5.3 Description of Protection Setting Patterns	35
5.3.1 Protection Setting Pattern 1	35
5.3.2 Protection Setting Pattern 2	36

5.3.3	Protection Setting Pattern 3.....	37
5.3.4	Protection Setting Pattern 4.....	38
5.4	Protection Setting Examples	39
6.	Device Group E Protection Methods.....	40
6.1	Specifications.....	40
6.2	Selecting Protection Settings	41
6.3	Description of Protection Setting Patterns	43
6.3.1	Protection Setting Pattern 1.....	43
6.3.2	Protection Setting Pattern 2.....	44
6.3.3	Protection Setting Pattern 3.....	45
6.3.4	Protection Setting Pattern 4.....	46
6.4	Protection Setting Examples	47
7.	Device Group F Protection Methods.....	48
7.1	Specifications.....	48
7.2	Selecting Protection Settings	49
7.3	Description of Protection Setting Patterns	51
7.3.1	Protection Setting Pattern 1.....	51
7.3.2	Protection Setting Pattern 2.....	52
7.3.3	Protection Setting Pattern 3.....	53
7.3.4	Protection Setting Pattern 4.....	54
7.3.5	Protection Setting Pattern 5.....	55
7.4	Protection Setting Examples	56
8.	Reference Documents.....	57

1. Device Categories

In this document devices are categorized into four groups according to their protection functions. The methods of prohibiting access to the on-chip flash memory are described for each group in the subsequent sections of this document.

The device categories are listed below.

Table 1 Device Categories

Group	Device	Protection Function (○: Supported, —: Not Supported)					
		ID Code Protection	On-Chip Debugger ID Code Protection	ROM Code Protection	Serial Programmer Connection Enable/Disable	Serial Programmer Command Control	Trusted Memory
Device group A	<ul style="list-style-type: none"> • RX210 Group • RX231, RX230 Group • RX24T Group • RX24U Group • RX610 Group • RX62G Group • RX62N, RX621 Group • RX62T Group • RX630 Group • RX634 Group • RX63N, RX631 Group • RX63T Group 	○	○	○	○ *1	—	—
Device group B	<ul style="list-style-type: none"> • RX21A Group • RX220 Group • RX130 Group • RX23T Group 	○	○	—*4	○ *1	—	—
Device group C	<ul style="list-style-type: none"> • RX110 Group • RX111 Group • RX113 Group 	○	○	—*4	○ *1	—	—
Device group D	<ul style="list-style-type: none"> • RX64M Group • RX71M Group 	○ *2	○ *3	○	○	○	○
Device group E	<ul style="list-style-type: none"> • RX65N, RX651 Group 	○	○ *3	○	○	—	○
Device group F	<ul style="list-style-type: none"> • RX66T Group • RX72T Group 	○	○ *3	○	○	○	○

Note 1. The ID code protection function is used to make serial programmer connection enable/disable settings.

Note 2. When connected, there is no function for erasing the entire on-chip flash memory area.

Note 3. There is no function to prohibit connection of an on-chip debugger.

Note 4. The ROM Code Protection is not supported, because those devices cannot use parallel programmer.

2. Device Group A Protection Methods

2.1 Specifications

Three protection functions are provided to prevent access by third parties to the on-chip flash memory: ID code protection, on-chip debugger ID code protection, and ROM code protection.

An overview of each of these protection functions is shown below.

Table 2 Overview of Protection Functions

Protection Type	Overview of Function
ID code protection	After the MCU starts up in boot mode, ID authentication is performed when a host such as a PC is connected, prohibiting connection by third parties and preventing reading, programming, or erasing of the on-chip flash memory.
On-chip debugger ID code protection	After the MCU starts up in single-chip mode or user boot mode, ID authentication is performed when an on-chip debugger is connected, prohibiting connection by third parties and preventing reading, programming, or erasing of the on-chip flash memory.
ROM code protection	When a parallel programmer is used, reading, programming, or erasing of the on-chip flash memory by third parties is prevented.
Access Window*1	If the access window is set, the area set outside the access window is prevented programming or erasing. The access window is a function to prevent erroneous rewriting in case a program runs out of control during self-programming.

Note 1. The access window is incorporated into RX231, RX230, RX24T and RX24U.

For details of each protection function, refer to the User's Manual: Hardware of the device.

Note that whether or not ID code protection can be used for USB connections in boot mode differs depending on the device. A breakdown by device of the applicability of ID code protection for USB connections is shown below.

Table 3 List of Applicability of ID Code Protection for USB Connections

Device	Applicability of ID Code Protection
RX62N, RX621, RX630, RX63N, RX631, RX63T	Not usable*1
RX231, RX230	Usable

Note 1. When a USB connection is established, no ID authentication takes place but the user area and data area are erased, thereby preventing third parties from reading from the on-chip flash memory.

2.2 Selecting Protection Settings

The method of access prohibition differs according to the details of the ID code protection, on-chip debugger ID code protection, and ROM code protection settings, as well as how they are combined. It is therefore necessary to make protection settings appropriately to match the desired purpose.

The chart and tables below show how to select the optimal protection setting pattern. Each protection setting pattern is described in detail in the subsequent sections of this document.




Figure 1 Protection Setting Pattern Selection Chart

- Protection setting pattern 1
All protection against access by developers and third parties is disabled.
- Protection setting pattern 2
This protection setting pattern prevents reading by third parties. When a connection is made in boot mode, the on-chip flash memory is erased completely, without distinction between third parties and developers.
- Protection setting pattern 3
This protection setting pattern prevents reading by third parties. When a connection is made in boot mode, ID authentication takes place. If ID authentication fails, the on-chip flash memory is erased completely, without distinction between third parties and developers.
- Protection setting pattern 4
This protection setting pattern prevents reading, programming, or erasing by third parties.
- Protection setting pattern 5
This protection setting pattern prohibits connections by both developers and third parties. Once this protection setting pattern is applied, the protection cannot be removed, so caution is necessary.

Table 4 Comparison of Protection Setting Patterns

Protection Setting Pattern	Connection in Boot Mode (ID Code Protection)				Connection of On-Chip Debugger (On-Chip Debugger ID Code Protection)				Connection of parallel programmer (ROM Code Protection)			
	Developer		Third party		Developer		Third party		Developer		Third party	
	R	P/E	R	P/E	R	P/E	R	P/E	R	P/E	R	P/E
1	×	○	×	○	○	○	○	○	○	○	○	○
2	×	○	×	○	○	○	×	×	×	×	×	×
3	○	○	×	×	○	○	×	×	×	×	×	×
4	○	○	×	×	○	○	×	×	×	×	×	×
5	×	×	×	×	×	×	×	×	×	×	×	×

R: Read, P/E: Program/Erase

○: Allowed, ×: Not allowed

Note 1. The on-chip flash memory is erased completely if repeated ID code mismatches occur. For details of the scope of “complete erasure,” refer to the User’s Manual: Hardware of the device.

Table 5 Functions of Protection Setting Patterns

Protection Setting Pattern	ID Code Protection (Protection for Connection in Boot Mode)	On-Chip Debugger ID Code Protection (Protection for Connection of On-Chip Debugger)	ROM Code Protection (Protection for Connection of parallel programmer)
1	Reading is prevented by complete erasure of the on-chip flash memory.*1	Disabled	Disabled
2	Reading, programming, and erasing are enabled when the ID code matches. The on-chip flash memory is erased completely*1 if repeated ID code mismatches occur.	Reading, programming, and erasing are enabled when the ID code matches.	Reading, programming, and erasing are prevented always.
3	Reading, programming, and erasing are enabled when the ID code matches. The on-chip flash memory is erased completely*1 if repeated ID code mismatches occur.		
4	Reading, programming, and erasing are enabled when the ID code matches.		
5	Reading, programming, and erasing are prevented always.	Reading, programming, and erasing are prevented always.	

Note 1. For details of the scope of “complete erasure,” refer to the User’s Manual: Hardware of the device.

2.3 Description of Protection Setting Patterns

2.3.1 Protection Setting Pattern 1

This pattern disables all protection. Note, however that the on-chip flash memory is erased completely when a connection is established in boot mode.

The setting details of protection setting pattern 1 are shown below.

Table 6 Protection Setting Pattern 1 Setting Details

ID Code Protection and On-Chip Debugger ID Code Protection Settings		ROM Code Protection Settings
Control code (1 byte)	ID code (15 bytes)	ROM code (4 bytes)
FFh	All FFh	Other than (00000000h, 00000001h)

For the setting method, refer to 2.4, Protection Setting Examples.

The operation of protection setting pattern 1 is outlined below.

Table 7 Operation of Protection Setting Pattern 1

Protection Type	Operation	Prevented Items
ID code protection	When a connection is made in boot mode, no ID authentication occurs and the on-chip flash memory is erased completely. The device then transitions to a state in which reading, programming, and erasing are possible.	Reading the contents of the on-chip flash memory by a third party is prevented by complete erasure of the on-chip flash memory.
On-chip debugger ID code protection	When an on-chip debugger is connected, no ID authentication occurs and the connection with the on-chip debugger is established.	None
ROM code protection	Reading, programming, and erasing are possible when a parallel programmer is used.	None

2.3.2 Protection Setting Pattern 2

This pattern prevents reading, programming, or erasing of the on-chip flash memory by a parallel programmer. It also provides protection by ID authentication when an on-chip debugger is connected. Note that when a connection is made in boot mode, the on-chip flash memory is erased completely, without distinction between third parties and developers.

The setting details of protection setting pattern 2 are shown below.

Table 8 Protection Setting Pattern 2 Setting Details

ID Code Protection and On-Chip Debugger ID Code Protection Settings		ROM Code Protection Settings
Control code (1 byte)	ID code (15 bytes)	ROM code (4 bytes)
Other than (45h, 52h)	Any value	00000000h

For the setting method, refer to 2.4, Protection Setting Examples.

The operation of protection setting pattern 2 is outlined below.

Table 9 Operation of Protection Setting Pattern 2

Protection Type	Operation	Prevented Items
ID code protection	When a connection is made in boot mode, no ID authentication occurs and the on-chip flash memory is erased completely. The device then transitions to a state in which reading, programming, and erasing are possible.	Reading the contents of the on-chip flash memory by a third party is prevented by complete erasure of the on-chip flash memory.
On-chip debugger ID code protection	When a connection is made by an on-chip debugger, ID authentication is performed. If the ID code matches, a connection is established with the on-chip debugger. If the ID code does not match, ID authentication is performed again.	Third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ID authentication. Developers can read, program, or erase the on-chip flash memory by providing the matching ID code.
ROM code protection	Reading, programming, and erasing are prohibited when using a parallel programmer.	Both developers and third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ROM code protection.

2.3.3 Protection Setting Pattern 3

This pattern prevents reading, programming, or erasing of the on-chip flash memory by a parallel programmer. It also provides protection by ID authentication when an on-chip debugger is connected. As is the case when an on-chip debugger is connected, protection is provided by ID authentication when a connection is made in boot mode. However, if ID authentication fails three times in succession, the on-chip flash memory is erased completely.

The setting details of protection setting pattern 3 are shown below.

Table 10 Protection Setting Pattern 3 Setting Details

ID Code Protection and On-Chip Debugger ID Code Protection Settings		ROM Code Protection Settings
Control code (1 byte)	ID code (15 bytes)	ROM code (4 bytes)
45h	Any value	00000000h

For the setting method, refer to 2.4, Protection Setting Examples.

The operation of protection setting pattern 3 is outlined below.

Table 11 Operation of Protection Setting Pattern 3

Protection Type	Operation	Prevented Items
ID code protection	Protection is provided by ID authentication when a connection is made in boot mode. If the ID code matches, the device transitions to a state in which reading, programming, and erasing are possible. If the ID code does not match, ID authentication is performed again. However, if ID authentication fails three times in succession, the on-chip flash memory is erased completely.	Reading the contents of the on-chip flash memory by a third party is prevented by complete erasure of the on-chip flash memory. Developers can read, program, or erase the on-chip flash memory by providing the matching ID code.
On-chip debugger ID code protection	When a connection is made by an on-chip debugger, ID authentication is performed. If the ID code matches, a connection is established with the on-chip debugger. If the ID code does not match, ID authentication is performed again.	Third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ID authentication. Developers can read, program, or erase the on-chip flash memory by providing the matching ID code.
ROM code protection	Reading, programming, and erasing are prohibited when using a parallel programmer.	Both developers and third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ROM code protection.

2.3.4 Protection Setting Pattern 4

This pattern prevents reading, programming, or erasing of the on-chip flash memory by a parallel programmer. It also provides protection by ID authentication when an on-chip debugger is connected. As is the case when an on-chip debugger is connected, protection is provided by ID authentication when a connection is made in boot mode.

The setting details of protection setting pattern 4 are shown below.

Table 12 Protection Setting Pattern 4 Setting Details

ID Code Protection and On-Chip Debugger ID Code Protection Settings		ROM Code Protection Settings
Control code (1 byte)	ID code (15 bytes)	ROM code (4 bytes)
52h	Other than 50h, 72h, 6Fh, 74h, 65h, 63h, 74h, FFh, ..., FFh	0000000h

For the setting method, refer to 2.4, Protection Setting Examples.

The operation of protection setting pattern 4 is outlined below.

Table 13 Operation of Protection Setting Pattern 4

Protection Type	Operation	Prevented Items
ID code protection	Protection is provided by ID authentication when a connection is made in boot mode. If the ID code matches, the device transitions to a state in which reading, programming, and erasing are possible. If the ID code does not match, ID authentication is performed again.	Third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ID authentication. Developers can read, program, or erase the on-chip flash memory by providing the matching ID code.
On-chip debugger ID code protection	When a connection is made by an on-chip debugger, ID authentication is performed. If the ID code matches, a connection is established with the on-chip debugger. If the ID code does not match, ID authentication is performed again.	Third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ID authentication. Developers can read, program, or erase the on-chip flash memory by providing the matching ID code.
ROM code protection	Reading, programming, and erasing are prohibited when using a parallel programmer.	Both developers and third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ROM code protection.

2.3.5 Protection Setting Pattern 5

This pattern prevents reading, programming, or erasing of the on-chip flash memory by using a parallel programmer, when an on-chip debugger is connected, and when a connection is made in boot mode.

Note: After this setting is made and the device is reset, the protection cannot be removed by any method, so caution is necessary.

The setting details of protection setting pattern 5 are shown below.

Table 14 Protection Setting Pattern 5 Setting Details

ID Code Protection and On-Chip Debugger ID Code Protection Settings		ROM Code Protection Settings
Control code (1 byte)	ID code (15 bytes)	ROM code (4 bytes)
52h	50h, 72h, 6Fh, 74h, 65h, 63h, 74h, FFh, ..., FFh	00000000h

For the setting method, refer to 2.4, Protection Setting Examples.

The operation of protection setting pattern 5 is outlined below.

Table 15 Operation of Protection Setting Pattern 5

Protection Type	Operation	Prevented Items
ID code protection	ID authentication is performed when a connection is made in boot mode, but the ID code is always processed as not matching, and ID authentication is performed again.	Connections are prohibited, preventing both third parties and developers, without distinction, from reading, programming, and erasing.
On-chip debugger ID code protection	ID authentication is performed when an on-chip debugger is connected, but the ID code is always processed as not matching, and ID authentication is performed again.	Connections are prohibited, preventing both third parties and developers, without distinction, from reading, programming, and erasing.
ROM code protection	Reading, programming, and erasing are prohibited when using a parallel programmer.	Both developers and third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ROM code protection.

2.4 Protection Setting Examples

Each protection function is enabled by assigning a control code, ID code, and ROM code to addresses in the on-chip flash memory. The control code and ID code should be assigned to 0xFFFFFA0, and the ROM code to 0xFFFFF9C.

Protection setting examples are shown below.

```

/* Setup the ID Code Protection and the ID Code Protection on Connection of the On-Chip Debugger */
#pragma address ID_CODE = 0xFFFFFA0
const unsigned long ID_CODE[4] = {0x45010203, 0x04050607, 0x08090A0B, 0x0C0D0E0F};

/* Setup the ROM Code Protection */
#pragma address ROM_CODE = 0xFFFFF9C
const unsigned long ROM_CODE = 0x00000000;

```

In this example, the control code is 45h, and the ID code is 01h, 02h, 03h, 04h, 05h, 06h, 07h, 08h, 09h, 0Ah, 0Bh, 0Ch, 0Dh, 0Eh, 0Fh.

Figure 2 Protect Setting Pattern 3 Setting Example

```

/* Setup the ID Code Protection and the ID Code Protection on Connection of the On-Chip Debugger */
#pragma address ID_CODE = 0xFFFFFA0
const unsigned long ID_CODE[4] = {0x5250726F, 0x74656374, 0xFFFFFFFF, 0xFFFFFFFF};

/* Setup the ROM Code Protection */
#pragma address ROM_CODE = 0xFFFFF9C
const unsigned long ROM_CODE = 0x00000000;

```

In this example, the control code is 52h, and the ID code is 50h, 72h, 6Fh, 74h, 65h, 63h, 74h, FFh, FFh, FFh, FFh, FFh, FFh, FFh.

Figure 3 Protect Setting Pattern 5 Setting Example

3. Device Group B Protection Methods

3.1 Specifications

There are two protection functions available to prohibit access to the on-chip flash memory by third parties: ID code protection and on-chip debugger ID code protection.

An overview of each of these protection functions is shown below.

Table 16 Overview of Protection Functions

Protection Type	Overview of Function
ID code protection	After the MCU starts up in boot mode, ID authentication is performed when a host such as a PC is connected, prohibiting connection by third parties and preventing reading, programming, or erasing of the on-chip flash memory.
On-chip debugger ID code protection	After the MCU starts up in single-chip mode, ID authentication is performed when an on-chip debugger is connected, prohibiting connection by third parties and preventing reading, programming, or erasing of the on-chip flash memory.
Access Window*1	If the access window is set, the area set outside the access window is prevented programming or erasing. The access window is a function to prevent erroneous rewriting in case a program runs out of control during self-programming.

Note 1. The access window is incorporated into RX130 and RX23T.

For details of each protection function, refer to the User's Manual: Hardware of the device.

3.2 Selecting Protection Settings

The method of access prohibition differs according to the details of the ID code protection and on-chip debugger ID code protection settings, as well as how they are combined. It is therefore necessary to make protection settings appropriately to match the desired purpose.

The chart and tables below show how to select the optimal protection setting pattern. Each protection setting pattern is described in detail in the subsequent sections of this document.




Figure 4 Protection Setting Pattern Selection Chart

- Protection setting pattern 1
All protection against access by developers and third parties is disabled.
- Protection setting pattern 2
This protection setting pattern prevents reading by third parties. When a connection is made in boot mode, the on-chip flash memory is erased completely, without distinction between third parties and developers.
- Protection setting pattern 3
This protection setting pattern prevents reading by third parties. When a connection is made in boot mode, ID authentication takes place. If ID authentication fails, the on-chip flash memory is erased completely, without distinction between third parties and developers.
- Protection setting pattern 4
This protection setting pattern prevents reading, programming, or erasing by third parties.
- Protection setting pattern 5
This protection setting pattern prohibits connections by both developers and third parties. Once this protection setting pattern is applied, the protection cannot be removed, so caution is necessary.

Table 17 Comparison of Protection Setting Patterns

Protection Setting Pattern	Connection in Boot Mode (ID Code Protection)				Connection of On-Chip Debugger (On-Chip Debugger ID Code Protection)			
	Developer		Third party		Developer		Third party	
	R	P/E	R	P/E	R	P/E	R	P/E
1	X	○	X	○	○	○	○	○
2	X	○	X	○	○	○	X	X
3	○	○	X*1	X	○	○	X	X
4	○	○	X	X	○	○	X	X
5	X	X	X	X	X	X	X	X

R: Read, P/E: Program/Erase

○: Allowed, X: Not allowed

Note 1. The on-chip flash memory is erased completely if repeated ID code mismatches occur.

Table 18 Functions of Protection Setting Patterns

Protection Setting Pattern	ID Code Protection (Protection for Connection in Boot Mode)	On-Chip Debugger ID Code Protection (Protection for Connection of On-Chip Debugger)
1	Reading is prevented by complete erasure of the on-chip flash memory.*1	Disabled
2		Reading, programming, and erasing are enabled when the ID code matches.
3	Reading, programming, and erasing are enabled when the ID code matches. The on-chip flash memory is erased completely*1 if repeated ID code mismatches occur.	
4	Reading, programming, and erasing are enabled when the ID code matches.	
5	Reading, programming, and erasing are prevented always.	Reading, programming, and erasing are prevented always.

Note 1. Complete erasure: Erasure of the user area and data area.

3.3 Description of Protection Setting Patterns

3.3.1 Protection Setting Pattern 1

This pattern disables all protection. Note, however that the on-chip flash memory is erased completely when a connection is established in boot mode.

The setting details of protection setting pattern 1 are shown below.

Table 19 Protection Setting Pattern 1 Setting Details

ID Code Protection and On-Chip Debugger ID Code Protection Settings	
Control code (1 byte)	ID code (15 bytes)
FFh	All FFh

For the setting method, refer to 3.4, Protection Setting Examples.

The operation of protection setting pattern 1 is outlined below.

Table 20 Operation of Protection Setting Pattern 1

Protection Type	Operation	Prevented Items
ID code protection	When a connection is made in boot mode, no ID authentication occurs and the on-chip flash memory is erased completely. The device then transitions to a state in which reading, programming, and erasing are possible.	Reading the contents of the on-chip flash memory by a third party is prevented by complete erasure of the on-chip flash memory.
On-chip debugger ID code protection	When an on-chip debugger is connected, no ID authentication occurs and the connection with the on-chip debugger is established.	None

3.3.2 Protection Setting Pattern 2

This pattern provides protection by means of ID authentication when an on-chip debugger is connected. Note that when a connection is made in boot mode, the on-chip flash memory is erased completely, without distinction between third parties and developers.

The setting details of protection setting pattern 2 are shown below.

Table 21 Protection Setting Pattern 2 Setting Details

ID Code Protection and On-Chip Debugger ID Code Protection Settings	
Control code (1 byte)	ID code (15 bytes)
Other than (45h, 52h)	Any value

For the setting method, refer to 3.4, Protection Setting Examples.

The operation of protection setting pattern 2 is outlined below.

Table 22 Operation of Protection Setting Pattern 2

Protection Type	Operation	Prevented Items
ID code protection	When a connection is made in boot mode, no ID authentication occurs and the on-chip flash memory is erased completely. The device then transitions to a state in which reading, programming, and erasing are possible.	Reading the contents of the on-chip flash memory by a third party is prevented by complete erasure of the on-chip flash memory.
On-chip debugger ID code protection	When a connection is made by an on-chip debugger, ID authentication is performed. If the ID code matches, a connection is established with the on-chip debugger. If the ID code does not match, ID authentication is performed again.	Third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ID authentication. Developers can read, program, or erase the on-chip flash memory by providing the matching ID code.

3.3.3 Protection Setting Pattern 3

This pattern provides protection by means of ID authentication when an on-chip debugger is connected. As is the case when an on-chip debugger is connected, protection is provided by ID authentication when a connection is made in boot mode. However, if ID authentication fails three times in succession, the on-chip flash memory is erased completely.

The setting details of protection setting pattern 3 are shown below.

Table 23 Protection Setting Pattern 3 Setting Details

ID Code Protection and On-Chip Debugger ID Code Protection Settings	
Control code (1 byte)	ID code (15 bytes)
45h	Any value

For the setting method, refer to 3.4, Protection Setting Examples.

The operation of protection setting pattern 3 is outlined below.

Table 24 Operation of Protection Setting Pattern 3

Protection Type	Operation	Prevented Items
ID code protection	Protection is provided by ID authentication when a connection is made in boot mode. If the ID code matches, the device transitions to a state in which reading, programming, and erasing are possible. If the ID code does not match, ID authentication is performed again. However, if ID authentication fails three times in succession, the on-chip flash memory is erased completely.	Reading the contents of the on-chip flash memory by a third party is prevented by complete erasure of the on-chip flash memory. Developers can read, program, or erase the on-chip flash memory by providing the matching ID code.
On-chip debugger ID code protection	When a connection is made by an on-chip debugger, ID authentication is performed. If the ID code matches, a connection is established with the on-chip debugger. If the ID code does not match, ID authentication is performed again.	Third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ID authentication. Developers can read, program, or erase the on-chip flash memory by providing the matching ID code.

3.3.4 Protection Setting Pattern 4

This pattern provides protection by means of ID authentication when an on-chip debugger is connected. As is the case when an on-chip debugger is connected, protection is provided by ID authentication when a connection is made in boot mode.

The setting details of protection setting pattern 4 are shown below.

Table 25 Protection Setting Pattern 4 Setting Details

ID Code Protection and On-Chip Debugger ID Code Protection Settings	
Control code (1 byte)	ID code (15 bytes)
52h	Other than 50h, 72h, 6Fh, 74h, 65h, 63h, 74h, FFh, ..., FFh

For the setting method, refer to 3.4, Protection Setting Examples.

The operation of protection setting pattern 4 is outlined below.

Table 26 Operation of Protection Setting Pattern 4

Protection Type	Operation	Prevented Items
ID code protection	Protection is provided by ID authentication when a connection is made in boot mode. If the ID code matches, the device transitions to a state in which reading, programming, and erasing are possible. If the ID code does not match, ID authentication is performed again.	Third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ID authentication. Developers can read, program, or erase the on-chip flash memory by providing the matching ID code.
On-chip debugger ID code protection	When a connection is made by an on-chip debugger, ID authentication is performed. If the ID code matches, a connection is established with the on-chip debugger. If the ID code does not match, ID authentication is performed again.	Third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ID authentication. Developers can read, program, or erase the on-chip flash memory by providing the matching ID code.

3.3.5 Protection Setting Pattern 5

This pattern prevents reading, programming, or erasing of the on-chip flash memory by using a when an on-chip debugger is connected and when a connection is made in boot mode.

Note: After this setting is made and the device is reset, the protection cannot be removed by any method, so caution is necessary.

The setting details of protection setting pattern 5 are shown below.

Table 27 Protection Setting Pattern 5 Setting Details

ID Code Protection and On-Chip Debugger ID Code Protection Settings	
Control code (1 byte)	ID code (15 bytes)
52h	50h, 72h, 6Fh, 74h, 65h, 63h, 74h, FFh, ..., FFh

For the setting method, refer to 3.4, Protection Setting Examples.

The operation of protection setting pattern 5 is outlined below.

Table 28 Operation of Protection Setting Pattern 5

Protection Type	Operation	Prevented Items
ID code protection	ID authentication is performed when a connection is made in boot mode, but the ID code is always processed as not matching, and ID authentication is performed again.	Connections are prohibited, preventing both third parties and developers, without distinction, from reading, programming, and erasing.
On-chip debugger ID code protection	ID authentication is performed when an on-chip debugger is connected, but the ID code is always processed as not matching, and ID authentication is performed again.	Connections are prohibited, preventing both third parties and developers, without distinction, from reading, programming, and erasing.

3.4 Protection Setting Examples

Each protection function is enabled by assigning a control code and ID code to an address in the on-chip flash memory. The control code and ID code should be assigned to 0xFFFFFFFFA0.

Protection setting examples are shown below.

```
/* Setup the ID Code Protection and the ID Code Protection on Connection of the On-Chip Debugger */
#pragma address ID_CODE = 0xFFFFFFFFA0
const unsigned long ID_CODE[4] = {0x45010203, 0x04050607, 0x08090A0B, 0x0C0D0E0F};
```

In this example, the control code is 45h, and the ID code is 01h, 02h, 03h, 04h, 05h, 06h, 07h, 08h, 09h, 0Ah, 0Bh, 0Ch, 0Dh, 0Eh, 0Fh.

Figure 5 Protect Setting Pattern 3 Setting Example

```
/* Setup the ID Code Protection and the ID Code Protection on Connection of the On-Chip Debugger */
#pragma address ID_CODE = 0xFFFFFFFFA0
const unsigned long ID_CODE[4] = {0x5250726F, 0x74656374, 0xFFFFFFFF, 0xFFFFFFFF};
```

In this example, the control code is 52h, and the ID code is 50h, 72h, 6Fh, 74h, 65h, 63h, 74h, FFh, FFh, FFh, FFh, FFh, FFh, FFh, FFh.

Figure 6 Protect Setting Pattern 5 Setting Example

4. Device Group C Protection Methods

4.1 Specifications

There are two protection functions available to prohibit access to the on-chip flash memory by third parties: ID code protection and on-chip debugger ID code protection.

An overview of each of these protection functions is shown below.

Table 29 Overview of Protection Functions

Protection Type	Overview of Function
ID code protection	After the MCU starts up in boot mode, ID authentication is performed when a host such as a PC is connected, prohibiting connection by third parties and preventing reading, programming, or erasing of the on-chip flash memory.
On-chip debugger ID code protection	After the MCU starts up in single-chip mode, ID authentication is performed when an on-chip debugger is connected, prohibiting connection by third parties and preventing reading, programming, or erasing of the on-chip flash memory.
Access Window	If the access window is set, the area set outside the access window is prevented programming or erasing. The access window is a function to prevent erroneous rewriting in case a program runs out of control during self-programming.

For details of each protection function, refer to the User's Manual: Hardware of the device.

4.2 Selecting Protection Settings

The method of access prohibition differs according to the details of the ID code protection and on-chip debugger ID code protection settings, as well as how they are combined. It is therefore necessary to make protection settings appropriately to match the desired purpose.

The chart and tables below show how to select the optimal protection setting pattern. Each protection setting pattern is described in detail in the subsequent sections of this document.




Figure 7 Protection Setting Pattern Selection Chart

- Protection setting pattern 1
All protection against access by developers and third parties is disabled.
- Protection setting pattern 2
This protection setting pattern prevents reading by third parties. When a connection is made in boot mode, the device transitions to the erase-ready*¹ state, and reading and programming are prohibited, without distinction between third parties and developers, until all blocks in the user area and data area have been erased.
- Protection setting pattern 3
This protection setting pattern prevents reading by third parties. When a connection is made in boot mode, ID authentication takes place. If ID authentication fails, the device transitions to the erase-ready*¹ state, and reading and programming are prohibited, without distinction between third parties and developers, until all blocks in the user area and data area have been erased.
- Protection setting pattern 4
This protection setting pattern prevents reading, programming, or erasing by third parties.
- Protection setting pattern 5
This protection setting pattern prohibits connections by both developers and third parties. Once this protection setting pattern is applied, the protection cannot be removed, so caution is necessary.

Note 1. For details of the erase-ready state, refer to the User's Manual: Hardware of the device.

Table 30 Comparison of Protection Setting Patterns

Protection Setting Pattern	Connection in Boot Mode (ID Code Protection)				Connection of On-Chip Debugger (On-Chip Debugger ID Code Protection)			
	Developer		Third party		Developer		Third party	
	R	P/E	R	P/E	R	P/E	R	P/E
1	X*1	○	X*1	○	○	○	○	○
2	X*2	○	X*2	○	○	○	X	X
3	○	○	X*3	X	○	○	X	X
4	○	○	X	X	○	○	X	X
5	X	X	X	X	X	X	X	X

R: Read, P/E: Program/Erase

○: Allowed, X: Not allowed

- Note 1. If there is data in the on-chip flash memory when a connection occurs, the device transitions to the erase-ready state, and reading and programming are prohibited until all blocks in the user area and data area have been erased.
- Note 2. When a connection occurs, the device transitions to the erase-ready state, and reading and programming are prohibited until all blocks in the user area and data area have been erased.
- Note 3. If the ID code does not match during successive attempts, the device transitions to the erase-ready state, and reading and programming are prohibited until all blocks in the user area and data area have been erased.

Table 31 Functions of Protection Setting Patterns

Protection Setting Pattern	ID Code Protection (Protection for Connection in Boot Mode)	On-Chip Debugger ID Code Protection (Protection for Connection of On-Chip Debugger)
1	If there is data in the on-chip flash memory, the device transitions to the erase-ready state, and reading and programming are prohibited until all blocks in the user area and data area have been erased, thereby preventing reading of the memory contents.	Disabled
2	The device transitions to the erase-ready state, and reading and programming are prohibited until all blocks in the user area and data area have been erased, thereby preventing reading of the memory contents.	Reading, programming, and erasing are enabled when the ID code matches.
3	If the ID code matches, reading, programming, and erasing are enabled. If the ID code does not match during successive attempts, the device transitions to the erase-ready state, and reading and programming are prohibited until all blocks in the user area and data area have been erased, thereby preventing reading of the memory contents.	
4	Reading, programming, and erasing are enabled when the ID code matches.	
5	Reading, programming, and erasing are prevented always.	Reading, programming, and erasing are prevented always.

4.3 Description of Protection Setting Patterns

4.3.1 Protection Setting Pattern 1

This pattern disables all protection. Nevertheless, caution is necessary because if a connection occurs in boot mode and there is data in the on-chip flash memory, the device transitions to the erase-ready state, and reading and programming are prohibited until all blocks in the user area and data area have been erased.

The setting details of protection setting pattern 1 are shown below.

Table 32 Protection Setting Pattern 1 Setting Details

ID Code Protection and On-Chip Debugger ID Code Protection Settings	
Control code (1 byte)	ID code (15 bytes)
FFh	All FFh

For the setting method, refer to 4.4, Protection Setting Examples.

The operation of protection setting pattern 1 is outlined below.

Table 33 Operation of Protection Setting Pattern 1

Protection Type	Operation	Prevented Items
ID code protection	<p>If a connection occurs in boot mode and there is no data in the on-chip flash memory, no ID authentication occurs and the device transitions to a state in which reading, programming, and erasing are possible.</p> <p>If a connection occurs in boot mode and there is data in the on-chip flash memory, no ID authentication occurs and the device transitions to the erase-ready state. After all blocks in the user area and data area have been erased, the device transitions to a state in which reading, programming, and erasing are possible.</p>	Reading of the contents of the on-chip flash memory by third parties is prevented by transitioning to the erase-ready state and preventing reading and programming until all blocks in the user area and data area have been erased.
On-chip debugger ID code protection	When an on-chip debugger is connected, no ID authentication occurs and the connection with the on-chip debugger is established.	None

4.3.2 Protection Setting Pattern 2

This pattern provides protection by means of ID authentication when an on-chip debugger is connected. When a connection is made in boot mode, the device transitions to the erase-ready state, and reading and programming are prohibited until all blocks in the user area and data area have been erased, without distinction between third parties and developers.

The setting details of protection setting pattern 2 are shown below.

Table 34 Protection Setting Pattern 2 Setting Details

ID Code Protection and On-Chip Debugger ID Code Protection Settings	
Control code (1 byte)	ID code (15 bytes)
Other than (45h, 52h)	Any value

For the setting method, refer to 4.4, Protection Setting Examples.

The operation of protection setting pattern 2 is outlined below.

Table 35 Operation of Protection Setting Pattern 2

Protection Type	Operation	Prevented Items
ID code protection	If a connection occurs in boot mode, no ID authentication occurs and the device transitions to the erase-ready state. After all blocks in the user area and data area have been erased, the device transitions to a state in which reading, programming, and erasing are possible.	Reading of the contents of the on-chip flash memory by third parties is prevented by transitioning to the erase-ready state and preventing reading and programming until all blocks in the user area and data area have been erased.
On-chip debugger ID code protection	When a connection is made by an on-chip debugger, ID authentication is performed. If the ID code matches, a connection is established with the on-chip debugger. If the ID code does not match, ID authentication is performed again.	Third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ID authentication. Developers can read, program, or erase the on-chip flash memory by providing the matching ID code.

4.3.3 Protection Setting Pattern 3

This pattern provides protection by means of ID authentication when an on-chip debugger is connected. As is the case when an on-chip debugger is connected, protection is provided by ID authentication when a connection is made in boot mode. Nevertheless, caution is necessary because if ID authentication fails three times in succession, the device transitions to the erase-ready state, and reading and programming are prohibited until all blocks in the user area and data area have been erased.

The setting details of protection setting pattern 3 are shown below.

Table 36 Protection Setting Pattern 3 Setting Details

ID Code Protection and On-Chip Debugger ID Code Protection Settings	
Control code (1 byte)	ID code (15 bytes)
45h	Any value

For the setting method, refer to 4.4, Protection Setting Examples.

The operation of protection setting pattern 3 is outlined below.

Table 37 Operation of Protection Setting Pattern 3

Protection Type	Operation	Prevented Items
ID code protection	Protection is provided by ID authentication when a connection is made in boot mode. If the ID code matches, the device transitions to a state in which reading, programming, and erasing are possible. If the ID code does not match, ID authentication is performed again. However, if ID authentication fails three times in succession, the device transitions to the erase-ready state. After all blocks in the user area and data area have been erased, the device transitions to a state in which reading, programming, and erasing are possible.	Reading of the on-chip flash memory by third parties is prevented by transitioning to the erase-ready state and preventing reading and programming until all blocks in the user area and data area have been erased. Developers can read, program, and erase the on-chip flash memory by supplying the matching ID code.
On-chip debugger ID code protection	When a connection is made by an on-chip debugger, ID authentication is performed. If the ID code matches, a connection is established with the on-chip debugger. If the ID code does not match, ID authentication is performed again.	Third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ID authentication. Developers can read, program, or erase the on-chip flash memory by providing the matching ID code.

4.3.4 Protection Setting Pattern 4

This pattern provides protection by means of ID authentication when an on-chip debugger is connected. As is the case when an on-chip debugger is connected, protection is provided by ID authentication when a connection is made in boot mode.

The setting details of protection setting pattern 4 are shown below.

Table 38 Protection Setting Pattern 4 Setting Details

ID Code Protection and On-Chip Debugger ID Code Protection Settings	
Control code (1 byte)	ID code (15 bytes)
52h	Other than 50h, 72h, 6Fh, 74h, 65h, 63h, 74h, FFh, ..., FFh

For the setting method, refer to 4.4, Protection Setting Examples.

The operation of protection setting pattern 4 is outlined below.

Table 39 Operation of Protection Setting Pattern 4

Protection Type	Operation	Prevented Items
ID code protection	Protection is provided by ID authentication when a connection is made in boot mode. If the ID code matches, the device transitions to a state in which reading, programming, and erasing are possible. If the ID code does not match, ID authentication is performed again.	Third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ID authentication. Developers can read, program, or erase the on-chip flash memory by providing the matching ID code.
On-chip debugger ID code protection	When a connection is made by an on-chip debugger, ID authentication is performed. If the ID code matches, a connection is established with the on-chip debugger. If the ID code does not match, ID authentication is performed again.	Third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ID authentication. Developers can read, program, or erase the on-chip flash memory by providing the matching ID code.

4.3.5 Protection Setting Pattern 5

This pattern prevents reading, programming, or erasing of the on-chip flash memory by using a when an on-chip debugger is connected and when a connection is made in boot mode.

Note: After this setting is made and the device is reset, the protection cannot be removed by any method, so caution is necessary.

The setting details of protection setting pattern 5 are shown below.

Table 40 Protection Setting Pattern 5 Setting Details

ID Code Protection and On-Chip Debugger ID Code Protection Settings	
Control code (1 byte)	ID code (15 bytes)
52h	50h, 72h, 6Fh, 74h, 65h, 63h, 74h, FFh, ..., FFh

For the setting method, refer to 4.4, Protection Setting Examples.

The operation of protection setting pattern 5 is outlined below.

Table 41 Operation of Protection Setting Pattern 5

Protection Type	Operation	Prevented Items
ID code protection	ID authentication is performed when a connection is made in boot mode, but the ID code is always processed as not matching, and ID authentication is performed again.	Connections are prohibited, preventing both third parties and developers, without distinction, from reading, programming, and erasing.
On-chip debugger ID code protection	ID authentication is performed when an on-chip debugger is connected, but the ID code is always processed as not matching, and ID authentication is performed again.	Connections are prohibited, preventing both third parties and developers, without distinction, from reading, programming, and erasing.

4.4 Protection Setting Examples

Each protection function is enabled by assigning a control code and ID code to an address in the on-chip flash memory. The control code and ID code should be assigned to 0xFFFFFFFFA0.

Protection setting examples are shown below.

```
/* Setup the ID Code Protection and the ID Code Protection on Connection of the On-Chip Debugger */
#pragma address ID_CODE = 0xFFFFFFFFA0
const unsigned long ID_CODE[4] = {0x45010203, 0x04050607, 0x08090A0B, 0x0C0D0E0F};
```

In this example, the control code is 45h, and the ID code is 01h, 02h, 03h, 04h, 05h, 06h, 07h, 08h, 09h, 0Ah, 0Bh, 0Ch, 0Dh, 0Eh, 0Fh.

Figure 8 Protect Setting Pattern 3 Setting Example

```
/* Setup the ID Code Protection and the ID Code Protection on Connection of the On-Chip Debugger */
#pragma address ID_CODE = 0xFFFFFFFFA0
const unsigned long ID_CODE[4] = {0x5250726F, 0x74656374, 0xFFFFFFFF, 0xFFFFFFFF};
```

In this example, the control code is 52h, and the ID code is 50h, 72h, 6Fh, 74h, 65h, 63h, 74h, FFh, FFh, FFh, FFh, FFh, FFh, FFh.

Figure 9 Protect Setting Pattern 5 Setting Example

5. Device Group D Protection Methods

5.1 Specifications

Six protection functions are provided to prohibit third parties from accessing the on-chip flash memory: ID code protection, on-chip debugger ID code protection, ROM code protection, serial programmer connection enable/disable, serial programmer command control, and trusted memory.

An overview of each of these protection functions is shown below.

Table 42 Overview of Protection Functions

Protection Type	Overview of Function
ID code protection	After the MCU starts up in boot mode, ID authentication is performed when a host such as a PC is connected, prohibiting connection by third parties and preventing reading, programming, or erasing of the on-chip flash memory.
On-chip debugger ID code protection	After the MCU starts up in single-chip mode or user boot mode, ID authentication is performed when an on-chip debugger is connected, prohibiting connection by third parties and preventing reading, programming, or erasing of the on-chip flash memory.
ROM code protection	When a parallel programmer is used, reading, programming, or erasing of the on-chip flash memory by third parties is prevented.
Serial programmer connection enable/disable	Connections by third parties are prohibited, and reading, programming and erasing of the on-chip flash memory is prevented, by prohibiting connections to a host in boot mode.
Serial programmer command control	Reading, programming, or erasing of the on-chip flash memory after a host is connected in boot mode can be enabled/disabled individually.
Trusted memory	Reading of the trusted memory area in the on-chip flash memory is prevented.

For details of each protection function, refer to the User's Manual: Hardware of the device.

Also, for instructions on using the trusted memory function, refer to the application note "RX64M, RX71M Group: Using the Trusted Memory Function" (R01AN2618).

5.2 Selecting Protection Settings

The method of access prohibition differs according to the details of the ID code protection, on-chip debugger ID code protection, ROM code protection, serial programmer connection enable/disable, and serial programmer command control settings, as well as how they are combined. It is therefore necessary to make protection settings appropriately to match the desired purpose.

The chart and tables below show how to select the optimal protection setting pattern. Each protection setting pattern is described in detail in the subsequent sections of this document.




Figure 10 Protection Setting Pattern Selection Chart

- Protection setting pattern 1
All protection against access by developers and third parties is disabled.
- Protection setting pattern 2
This protection setting pattern individually enables/disables reading, programming, or erasing of the on-chip flash memory by third parties and developers, without distinction.
- Protection setting pattern 3
This protection setting pattern prevents reading, programming, or erasing by third parties.
- Protection setting pattern 4
This protection setting pattern prohibits connections by both developers and third parties.

Table 43 Comparison of Protection Setting Patterns

Protection Setting Pattern	Connection in Boot Mode (ID Code Protection, Serial Programmer Connection Enable/Disable, Serial Programmer Command Control)						Connection of On-Chip Debugger (On-Chip Debugger ID Code Protection)				Connection of parallel programmer (ROM Code Protection)			
	Developer			Third party			Developer		Third party		Developer		Third party	
	R	P	E	R	P	E	R	P/E	R	P/E	R	P/E	R	P/E
1	○	○	○	○	○	○	○	○	○	○	○	○	○	○
2	○/	○/	○/	○/	○/	○/	○	○	×	×	×	×	×	×
	×	×	×	×	×	×								
3	○	○	○	×	×	×	○	○	×	×	×	×	×	×
4	×	×	×	×	×	×	○	○	×	×	×	×	×	×

R: Read, P: Program, E: Erase, P/E: Program/Erase

○: Allowed, ×: Not allowed

Note 1. The serial programmer command control register (SPCC) is used to individually enable or disable reading, programming, or erasing. For details of the serial programmer command control register (SPCC), refer to the User's Manual: Hardware of the device.

Table 44 Functions of Protection Setting Patterns

Protection Setting Pattern	ID Code Protection, Serial Programmer Connection Enable/Disable, Serial Programmer Command Control (Protection for Connection in Boot Mode)	On-Chip Debugger ID Code Protection (Protection for Connection of On-Chip Debugger)	ROM Code Protection (Protection for Connection of parallel programmer)
1	Disabled	Disabled	Disabled
2	Individually enables/disables reading, programming, or erasing.	Reading, programming, and erasing are enabled when the ID code matches.	Reading, programming, and erasing are prevented always.
3	Reading, programming, and erasing are enabled when the ID code matches.		
4	Reading, programming, and erasing are prevented always.		

5.3 Description of Protection Setting Patterns

5.3.1 Protection Setting Pattern 1

This pattern disables all protection.

The setting details of protection setting pattern 1 are shown below.

Table 45 Protection Setting Pattern 1 Setting Details 1

Serial Programmer Connection Enable/Disable and Serial Programmer Command Control Settings				
Serial Programmer Command Control Register (SPCC) (4 Bytes)				
ID Code Protection Enable bit (IDE) (bit: b24)	Serial Programmer Connection Enable bit (SPE) (bit: b27)	Block Erasure Command Protect bit (SEPR) (bit: b29)	Programming Command Protect bit (WRPR) (bit: b30)	Read Command Protect bit (RDPR) (bit: b31)
1	1	1	1	1

Table 46 Protection Setting Pattern 1 Setting Details 2

ID Code Protection and On-Chip Debugger ID Code Protection Settings	ROM Code Protection Settings
OCD/Serial Programmer ID Setting Register (OSIS) (16 bytes)	ROM code (4 bytes)
All FFh	Other than (00000000h, 00000001h)

For the setting method, refer to 5.4, Protection Setting Examples.

The operation of protection setting pattern 1 is outlined below.

Table 47 Operation of Protection Setting Pattern 1

Protection Type	Operation	Prevented Items
ID code protection Serial programmer connection enable/disable Serial programmer command control	If a connection occurs in boot mode, no ID authentication occurs and the device transitions to a state in which reading, programming, and erasing are possible.	None
On-chip debugger ID code protection	When an on-chip debugger is connected, no ID authentication occurs and the connection with the on-chip debugger is established.	None
ROM code protection	Reading, programming, and erasing are possible when a parallel programmer is used.	None

5.3.2 Protection Setting Pattern 2

This pattern prevents reading, programming, or erasing of the on-chip flash memory by using a parallel programmer. In addition, when an on-chip debugger is connected, protection is provided by ID authentication. No ID authentication is made when a connection occurs in boot mode, but reading, programming, or erasing of the on-chip flash memory can be enabled/disabled individually.

The setting details of protection setting pattern 2 are shown below.

Table 48 Protection Setting Pattern 2 Setting Details 1

Serial Programmer Connection Enable/Disable and Serial Programmer Command Control Settings				
Serial Programmer Command Control Register (SPCC) (4 Bytes)				
ID Code Protection Enable bit (IDE) (bit: b24)	Serial Programmer Connection Enable bit (SPE) (bit: b27)	Block Erasure Command Protect bit (SEPR) (bit: b29)	Programming Command Protect bit (WRPR) (bit: b30)	Read Command Protect bit (RDPR) (bit: b31)
1	1	0/1*1	0/1*2	0/1*3

Note 1. When the SEPR bit is set to 1 erasing is enabled, and erasing is disabled when it is cleared to 0.

Note 2. When the WRPR bit is set to 1 programming is enabled, and programming is disabled when it is cleared to 0.

Note 3. When the RDPR bit is set to 1 reading is enabled, and reading is disabled when it is cleared to 0.

Table 49 Protection Setting Pattern 2 Setting Details 2

ID Code Protection and On-Chip Debugger ID Code Protection Settings	ROM Code Protection Settings
OCD/Serial Programmer ID Setting Register (OSIS) (16 bytes)	ROM code (4 bytes)
Other than (All FFh)	00000000h

For the setting method, refer to 5.4, Protection Setting Examples.

The operation of protection setting pattern 2 is outlined below.

Table 50 Operation of Protection Setting Pattern 2

Protection Type	Operation	Prevented Items
ID code protection Serial programmer connection enable/disable Serial programmer command control	No ID authentication occurs when a connection is made in boot mode. Enables/disables reading, programming, and erasing individually after the connection is established.	Individually disables enables/disables reading, programming, and erasing, without distinction between third parties and developers.
On-chip debugger ID code protection	When a connection is made by an on-chip debugger, ID authentication is performed. If the ID code matches, a connection is established with the on-chip debugger. If the ID code does not match, ID authentication is performed again.	Third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ID authentication. Developers can read, program, or erase the on-chip flash memory by providing the matching ID code.
ROM code protection	Reading, programming, and erasing are prohibited when using a parallel programmer.	Both developers and third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ROM code protection.

5.3.3 Protection Setting Pattern 3

This pattern prevents reading, programming, or erasing of the on-chip flash memory by using a parallel programmer. In addition, when an on-chip debugger is connected, protection is provided by ID authentication. As is the case when an on-chip debugger is connected, protection is provided by ID authentication when a connection is made in boot mode.

The setting details of protection setting pattern 3 are shown below.

Table 51 Protection Setting Pattern 3 Setting Details 1

Serial Programmer Connection Enable/Disable and Serial Programmer Command Control Settings				
Serial Programmer Command Control Register (SPCC) (4 Bytes)				
ID Code Protection Enable bit (IDE) (bit: b24)	Serial Programmer Connection Enable bit (SPE) (bit: b27)	Block Erasure Command Protect bit (SEPR) (bit: b29)	Programming Command Protect bit (WRPR) (bit: b30)	Read Command Protect bit (RDPR) (bit: b31)
0	1	0	0	0

Table 52 Protection Setting Pattern 3 Setting Details 2

ID Code Protection and On-Chip Debugger ID Code Protection Settings	ROM Code Protection Settings
OCD/Serial Programmer ID Setting Register (OSIS) (16 bytes)	ROM code (4 bytes)
Other than (All FFh)	00000000h

For the setting method, refer to 5.4, Protection Setting Examples.

The operation of protection setting pattern 3 is outlined below.

Table 53 Operation of Protection Setting Pattern 3

Protection Type	Operation	Prevented Items
ID code protection Serial programmer connection enable/disable Serial programmer command control	Protection is provided by ID authentication when a connection is made in boot mode. If the ID code matches, the device transitions to a state in which reading, programming, and erasing are possible. If the ID code does not match, ID authentication is performed again.	Third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ID authentication. Developers can read, program, or erase the on-chip flash memory by providing the matching ID code.
On-chip debugger ID code protection	When a connection is made by an on-chip debugger, ID authentication is performed. If the ID code matches, a connection is established with the on-chip debugger. If the ID code does not match, ID authentication is performed again.	Third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ID authentication. Developers can read, program, or erase the on-chip flash memory by providing the matching ID code.
ROM code protection	Reading, programming, and erasing are prohibited when using a parallel programmer.	Both developers and third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ROM code protection.

5.3.4 Protection Setting Pattern 4

This pattern prevents reading, programming, or erasing of the on-chip flash memory by using a parallel programmer. In addition, when an on-chip debugger is connected, protection is provided by ID authentication. Connections to a host are prohibited in boot mode.

The setting details of protection setting pattern 4 are shown below. Note that both setting number 1 and setting number 2 prohibit connections to a host in boot mode.

Table 54 Protection Setting Pattern 4 Setting Details 1

Serial Programmer Connection Enable/Disable and Serial Programmer Command Control Settings					
Serial Programmer Command Control Register (SPCC) (4 Bytes)					
Setting No.	ID Code Protection Enable bit (IDE) (bit: b24)	Serial Programmer Connection Enable bit (SPE) (bit: b27)	Block Erasure Command Protect bit (SEPR) (bit: b29)	Programming Command Protect bit (WRPR) (bit: b30)	Read Command Protect bit (RDPR) (bit: b31)
1	0	0	0	0	0
2	1	0	*1	*1	*1

Note 1. Don't care

Table 55 Protection Setting Pattern 4 Setting Details 2

ID Code Protection and On-Chip Debugger ID Code Protection Settings	ROM Code Protection Settings
OCD/Serial Programmer ID Setting Register (OSIS) (16 bytes)	ROM code (4 bytes)
Other than (All FFh)	00000000h

For the setting method, refer to 5.4, Protection Setting Examples.

The operation of protection setting pattern 4 is outlined below.

Table 56 Operation of Protection Setting Pattern 4

Protection Type	Operation	Prevented Items
ID code protection Serial programmer connection enable/disable Serial programmer command control	Connections to a host are prohibited when connecting in boot mode.	Prevents reading, programming, or erasing by third parties and developers, without distinction, by prohibiting connections.
On-chip debugger ID code protection	When a connection is made by an on-chip debugger, ID authentication is performed. If the ID code matches, a connection is established with the on-chip debugger. If the ID code does not match, ID authentication is performed again.	Third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ID authentication. Developers can read, program, or erase the on-chip flash memory by providing the matching ID code.
ROM code protection	Reading, programming, and erasing are prohibited when using a parallel programmer.	Both developers and third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ROM code protection.

5.4 Protection Setting Examples

Each protection function is enabled by assigning serial programmer connection enable/disable, serial programmer command control, and an ID code to addresses in the option setting memory, and a ROM code to an address in the on-chip flash memory. Serial programmer connection enable/disable and serial programmer command control should be assigned to 0x00120040, the ID code to 0x00120050, and the ROM code to 0xFFFFF9C.

Also, for instructions on writing data to the option setting memory, refer to the User's Manual: Hardware of the device.

Protection setting examples are shown below.

```

/* Setup the Serial programmer command control register */
#pragma address SPCC_REG = 0x00120040
const unsigned long SPCC_REG = 0x1EFFFFFF

/* Setup the ID Code Protection and the ID Code Protection on Connection of the On-Chip Debugger */
#pragma address ID_CODE = 0x00120050
const unsigned long ID_CODE[4] = {0x04030201, 0x08070605, 0x0C0B0A09, 0x100F0E0D};

/* Setup the ROM Code Protection */
#pragma address ROM_CODE = 0xFFFFF9C
const unsigned long ROM_CODE = 0x00000000;

```

In this example, the ID code is 01h, 02h, 03h, 04h, 05h, 06h, 07h, 08h, 09h, 0Ah, 0Bh, 0Ch, 0Dh, 0Eh, 0Fh, 10h.

Figure 11 Protect Setting Pattern 3 Setting Example

```

/* Setup the Serial programmer command control register */
#pragma address SPCC_REG = 0x00120040
const unsigned long SPCC_REG = 0x16FFFFFF

/* Setup the ID Code Protection and the ID Code Protection on Connection of the On-Chip Debugger */
#pragma address ID_CODE = 0x00120050
const unsigned long ID_CODE[4] = {0x04030201, 0x08070605, 0x0C0B0A09, 0x100F0E0D};

/* Setup the ROM Code Protection */
#pragma address ROM_CODE = 0xFFFFF9C
const unsigned long ROM_CODE = 0x00000000;

```

In this example, the ID code is 01h, 02h, 03h, 04h, 05h, 06h, 07h, 08h, 09h, 0Ah, 0Bh, 0Ch, 0Dh, 0Eh, 0Fh, 10h.

Figure 12 Protect Setting Pattern 4 Setting Example

6. Device Group E Protection Methods

6.1 Specifications

Five protection functions are provided to prohibit third parties from accessing the on-chip flash memory: ID code protection, on-chip debugger ID code protection, ROM code protection, serial programmer connection enable/disable, and trusted memory.

An overview of each of these protection functions is shown below.

Table 57 Overview of Protection Functions

Protection Type	Overview of Function
ID code protection	After the MCU starts up in boot mode, ID authentication is performed when a host such as a PC is connected, prohibiting connection by third parties and preventing reading, programming, or erasing of the on-chip flash memory.
On-chip debugger ID code protection	After the MCU starts up in single-chip mode, ID authentication is performed when an on-chip debugger is connected, prohibiting connection by third parties and preventing reading, programming, or erasing of the on-chip flash memory.
ROM code protection	When a parallel programmer is used, reading, programming, or erasing of the on-chip flash memory by third parties is prevented.
Serial programmer connection enable/disable	Connections by third parties are prohibited, and reading, programming and erasing of the on-chip flash memory is prevented, by prohibiting connections to a host in boot mode.
Trusted memory	Reading of the trusted memory area in the on-chip flash memory is prevented.
Access Window	If the access window is set, the area set outside the access window is prevented programming or erasing. The access window is a function to prevent erroneous rewriting in case a program runs out of control during self-programming.
FSPR bit	If the FSPR bit is set, the access window never be set again. By setting the access window and the FSPR bit at the same time, the area outside the access window can be used as an area that can never be programmed or erased again by both developers and third parties.

For details of each protection function, refer to the User's Manual: Hardware of the device.

6.2 Selecting Protection Settings

The method of access prohibition differs according to the details of the ID code protection, on-chip debugger ID code protection, ROM code protection, and serial programmer connection enable/disable, as well as how they are combined. It is therefore necessary to make protection settings appropriately to match the desired purpose.

The chart and tables below show how to select the optimal protection setting pattern. Each protection setting pattern is described in detail in the subsequent sections of this document.




Figure 13 Protection Setting Pattern Selection Chart

- Protection setting pattern 1
All protection against access by developers and third parties is disabled.
- Protection setting pattern 2
This protection setting pattern prevents reading, programming, or erasing by third parties.
- Protection setting pattern 3
This protection setting pattern prevents reading, programming, or erasing by third parties. If ID authentication fails three times in succession, the on-chip flash memory is erased completely.
- Protection setting pattern 4
This protection setting pattern prohibits connections by both developers and third parties.

Table 58 Comparison of Protection Setting Patterns

Protection Setting Pattern	Connection in Boot Mode (ID Code Protection, Serial Programmer Connection Enable/Disable)				Connection of On-Chip Debugger (On-Chip Debugger ID Code Protection)				Connection of parallel programmer (ROM Code Protection)			
	Developer		Third party		Developer		Third party		Developer		Third party	
	R	P/E	R	P/E	R	P/E	R	P/E	R	P/E	R	P/E
1	○	○	○	○	○	○	○	○	○	○	○	○
2	○	○	×	×	○	○	×	×	×	×	×	×
3	○	○	×*1	×	○	○	×	×	×	×	×	×
4	×	×	×	×	○	○	×	×	×	×	×	×

R: Read, P/E: Program/Erase

○ : Allowed, ×: Not allowed

Note 1. The on-chip flash memory is erased completely if repeated ID code mismatches occur.

Table 59 Functions of Protection Setting Patterns

Protection Setting Pattern	ID Code Protection, Serial Programmer Connection Enable/Disable (Protection for Connection in Boot Mode)	On-Chip Debugger ID Code Protection (Protection for Connection of On-Chip Debugger)	ROM Code Protection (Protection for Connection of parallel programmer)
1	Disabled	Disabled	Disabled
2	Reading, programming, and erasing are enabled when the ID code matches.	Reading, programming, and erasing are enabled when the ID code matches.	Reading, programming, and erasing are prevented always.
3	Reading, programming, and erasing are enabled when the ID code matches. If ID authentication fails three times in succession, the on-chip flash memory is erased completely.		
4	Reading, programming, and erasing are prevented always.		

6.3 Description of Protection Setting Patterns

6.3.1 Protection Setting Pattern 1

This pattern disables all protection.

The setting details of protection setting pattern 1 are shown below.

Table 60 Protection Setting Pattern 1 Setting Details

ID Code Protection and On-Chip Debugger ID Code Protection Settings	Serial Programmer Connection Enable/Disable	ROM Code Protection Settings
OCD/Serial Programmer ID Setting Register (OSIS) (16 bytes)	Serial Programmer Command Control Register (SPCC) (4 Bytes)	ROM Code Protection Register (ROMCODE) (4 bytes)
All FFh	FFFFFFFFh	Other than (00000000h, 00000001h)

For the setting method, refer to 6.4, Protection Setting Examples.

The operation of protection setting pattern 1 is outlined below.

Table 61 Operation of Protection Setting Pattern 1

Protection Type	Operation	Prevented Items
ID code protection Serial programmer connection enable/disable	If a connection occurs in boot mode, the device transitions to a state in which reading, programming, and erasing are possible by transmitting the ID code all set to FFh.	None
On-chip debugger ID code protection	When an on-chip debugger is connected, no ID authentication occurs and the connection with the on-chip debugger is established.	None
ROM code protection	Reading, programming, and erasing are possible when a parallel programmer is used.	None

6.3.2 Protection Setting Pattern 2

This pattern prevents reading, programming, or erasing of the on-chip flash memory by using a parallel programmer. In addition, when an on-chip debugger is connected, protection is provided by ID authentication. As is the case when an on-chip debugger is connected, protection is provided by ID authentication when a connection is made in boot mode.

The setting details of protection setting pattern 2 are shown below.

Table 62 Protection Setting Pattern 2 Setting Details

ID Code Protection and On-Chip Debugger ID Code Protection Settings	Serial Programmer Connection Enable/Disable	ROM Code Protection Settings
OCD/Serial Programmer ID Setting Register (OSIS) (16 bytes)	Serial Programmer Command Control Register (SPCC) (4 Bytes)	ROM Code Protection Register (ROMCODE) (4 bytes)
Control code / ID code 1: Other than 45h ID code 2 to ID code 16: Any value	FFFFFFFFh	00000000h

For the setting method, refer to 6.4, Protection Setting Examples.

The operation of protection setting pattern 2 is outlined below.

Table 63 Operation of Protection Setting Pattern 2

Protection Type	Operation	Prevented Items
ID code protection Serial programmer connection enable/disable	Protection is provided by ID authentication when a connection is made in boot mode. If the ID code matches, the device transitions to a state in which reading, programming, and erasing are possible. If the ID code does not match, ID authentication is performed again.	Third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ID authentication. Developers can read, program, or erase the on-chip flash memory by providing the matching ID code.
On-chip debugger ID code protection	When a connection is made by an on-chip debugger, ID authentication is performed. If the ID code matches, a connection is established with the on-chip debugger. If the ID code does not match, ID authentication is performed again.	Third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ID authentication. Developers can read, program, or erase the on-chip flash memory by providing the matching ID code.
ROM code protection	Reading, programming, and erasing are prohibited when using a parallel programmer.	Both developers and third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ROM code protection.

6.3.3 Protection Setting Pattern 3

This pattern prevents reading, programming, or erasing of the on-chip flash memory by using a parallel programmer. In addition, when an on-chip debugger is connected, protection is provided by ID authentication. As is the case when an on-chip debugger is connected, protection is provided by ID authentication when a connection is made in boot mode. If ID authentication fails three times in succession, the on-chip flash memory is erased completely in boot mode.

The setting details of protection setting pattern 3 are shown below.

Table 64 Protection Setting Pattern 3 Setting Details

ID Code Protection and On-Chip Debugger ID Code Protection Settings	Serial Programmer Connection Enable/Disable	ROM Code Protection Settings
OCD/Serial Programmer ID Setting Register (OSIS) (16 bytes)	Serial Programmer Command Control Register (SPCC) (4 Bytes)	ROM Code Protection Register (ROMCODE) (4 bytes)
Control code / ID code 1: 45h ID code 2 to ID code 16: Any value	FFFFFFFFh	00000000h

For the setting method, refer to 6.4, Protection Setting Examples.

The operation of protection setting pattern 3 is outlined below.

Table 65 Operation of Protection Setting Pattern 3

Protection Type	Operation	Prevented Items
ID code protection Serial programmer connection enable/disable	Protection is provided by ID authentication when a connection is made in boot mode. If the ID code matches, the device transitions to a state in which reading, programming, and erasing are possible. If the ID code does not match, ID authentication is performed again. If ID authentication fails three times in succession, the on-chip flash memory is erased completely in boot mode.	Third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ID authentication. If ID authentication fails three times in succession, the on-chip flash memory is erased completely. Developers can read, program, or erase the on-chip flash memory by providing the matching ID code.
On-chip debugger ID code protection	When a connection is made by an on-chip debugger, ID authentication is performed. If the ID code matches, a connection is established with the on-chip debugger. If the ID code does not match, ID authentication is performed again.	Third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ID authentication. Developers can read, program, or erase the on-chip flash memory by providing the matching ID code.
ROM code protection	Reading, programming, and erasing are prohibited when using a parallel programmer.	Both developers and third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ROM code protection.

6.3.4 Protection Setting Pattern 4

This pattern prevents reading, programming, or erasing of the on-chip flash memory by using a parallel programmer. In addition, when an on-chip debugger is connected, protection is provided by ID authentication. Connections to a host are prohibited in boot mode.

The setting details of protection setting pattern 4 are shown below.

Table 66 Protection Setting Pattern 4 Setting Details

ID Code Protection and On-Chip Debugger ID Code Protection Settings	Serial Programmer Connection Enable/Disable	ROM Code Protection Settings
OCD/Serial Programmer ID Setting Register (OSIS) (16 bytes)	Serial Programmer Command Control Register (SPCC) (4 Bytes)	ROM Code Protection Register (ROMCODE) (4 bytes)
16 bytes are Other than FFh	F7FFFFFFh (SPE bit = 0)	00000000h

For the setting method, refer to 6.4, Protection Setting Examples.

The operation of protection setting pattern 4 is outlined below.

Table 67 Operation of Protection Setting Pattern 4

Protection Type	Operation	Prevented Items
ID code protection Serial programmer connection enable/disable	Connections to a host are prohibited when connecting in boot mode.	Prevents reading, programming, or erasing by third parties and developers, without distinction, by prohibiting connections.
On-chip debugger ID code protection	When a connection is made by an on-chip debugger, ID authentication is performed. If the ID code matches, a connection is established with the on-chip debugger. If the ID code does not match, ID authentication is performed again.	Third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ID authentication. Developers can read, program, or erase the on-chip flash memory by providing the matching ID code.
ROM code protection	Reading, programming, and erasing are prohibited when using a parallel programmer.	Both developers and third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ROM code protection.

6.4 Protection Setting Examples

Each protection function is enabled by assigning serial programmer connection enable/disable, the ID code, and the ROM code to addresses in the option setting memory. Serial programmer connection enable/disable should be assigned to 0xFE7F5D40, the ID code to 0xFE7F5D50, and the ROM code to 0xFE7F5D70.

Also, for instructions on writing data to the option setting memory, refer to the User's Manual: Hardware of the device.

Protection setting examples are shown below.

```

/* Setup the Serial programmer command control Register */
#pragma address SPCC_REG = 0xFE7F5D40
const unsigned long SPCC_REG = 0xFFFFFFFF;

/* Setup the OCD/Serial Programmer ID Setting Register */
#pragma address OSIS_REG = 0xFE7F5D50
const unsigned long OSIS_REG[4] = {0x04030245, 0x08070605, 0x0C0B0A09, 0x100F0E0D};

/* Setup the ROM Code Protection Register */
#pragma address ROMCODE_REG = 0xFE7F5D70
const unsigned long ROMCODE_REG = 0x00000000;

```

In this example, the Control code / ID code 1 is 45h, from ID code 2 to ID code 16 are 02h, 03h, 04h, 05h, 06h, 07h, 08h, 09h, 0Ah, 0Bh, 0Ch, 0Dh, 0Eh, 0Fh, 10h.

Figure 14 Protect Setting Pattern 3 Setting Example

```

/* Setup the Serial programmer command control Register */
#pragma address SPCC_REG = 0xFE7F5D40
const unsigned long SPCC_REG = 0xF7FFFFFF;

/* Setup the OCD/Serial Programmer ID Setting Register */
#pragma address OSIS_REG = 0xFE7F5D50
const unsigned long OSIS_REG[4] = {0x04030201, 0x08070605, 0x0C0B0A09, 0x100F0E0D};

/* Setup the ROM Code Protection Register */
#pragma address ROMCODE_REG = 0xFE7F5D70
const unsigned long ROMCODE_REG = 0x00000000;

```

In this example, the Control code / ID code 1 is 01h, from ID code 2 to ID code 16 are 02h, 03h, 04h, 05h, 06h, 07h, 08h, 09h, 0Ah, 0Bh, 0Ch, 0Dh, 0Eh, 0Fh, 10h.

Figure 15 Protect Setting Pattern 4 Setting Example

7. Device Group F Protection Methods

7.1 Specifications

Six protection functions are provided to prohibit third parties from accessing the on-chip flash memory: ID code protection, on-chip debugger ID code protection, ROM code protection, serial programmer connection enable/disable, serial programmer command control, and trusted memory.

An overview of each of these protection functions is shown below.

Table 68 Overview of Protection Functions

Protection Type	Overview of Function
ID code protection	After the MCU starts up in boot mode, ID authentication is performed when a host such as a PC is connected, prohibiting connection by third parties and preventing reading, programming, or erasing of the on-chip flash memory.
On-chip debugger ID code protection	After the MCU starts up in single-chip mode or user boot mode, ID authentication is performed when an on-chip debugger is connected, prohibiting connection by third parties and preventing reading, programming, or erasing of the on-chip flash memory.
ROM code protection	When a parallel programmer is used, reading, programming, or erasing of the on-chip flash memory by third parties is prevented.
Serial programmer connection enable/disable	Connections by third parties are prohibited, and reading, programming and erasing of the on-chip flash memory is prevented, by prohibiting connections to a host in boot mode.
Serial programmer command control	Reading, programming, or erasing of the on-chip flash memory after a host is connected in boot mode can be enabled/disabled individually.
Trusted memory	Reading of the trusted memory area in the on-chip flash memory is prevented.

For details of each protection function, refer to the User's Manual: Hardware of the device.

Also, for instructions on using the trusted memory function, refer to the application note "RX64M, RX71M Group: Using the Trusted Memory Function" (R01AN2618).

7.2 Selecting Protection Settings

The method of access prohibition differs according to the details of the ID code protection, on-chip debugger ID code protection, ROM code protection, serial programmer connection enable/disable, and serial programmer command control settings, as well as how they are combined. It is therefore necessary to make protection settings appropriately to match the desired purpose.

The chart and tables below show how to select the optimal protection setting pattern. Each protection setting pattern is described in detail in the subsequent sections of this document.




Figure 16 Protection Setting Pattern Selection Chart

- Protection setting pattern 1
All protection against access by developers and third parties is disabled.
- Protection setting pattern 2
This protection setting pattern individually enables/disables reading, programming, or erasing of the on-chip flash memory by third parties and developers, without distinction.
- Protection setting pattern 3
This protection setting pattern prevents reading, programming, or erasing by third parties.
- Protection setting pattern 4
This protection setting pattern prevents reading, programming, or erasing by third parties. If ID authentication fails three times in succession, the on-chip flash memory is erased completely.
- Protection setting pattern 5
This protection setting pattern prohibits connections by both developers and third parties.

Table 69 Comparison of Protection Setting Patterns

Protection Setting Pattern	Connection in Boot Mode (ID Code Protection, Serial Programmer Connection Enable/Disable, Serial Programmer Command Control)						Connection of On-Chip Debugger (On-Chip Debugger ID Code Protection)				Connection of parallel programmer (ROM Code Protection)			
	Developer			Third party			Developer		Third party		Developer		Third party	
	R	P	E	R	P	E	R	P/E	R	P/E	R	P/E	R	P/E
1	○	○	○	○	○	○	○	○	○	○	○	○	○	○
2	○/	○/	○/	○/	○/	○/	○	○	×	×	×	×	×	×
	×*1	×*1	×*1	×*1	×*1	×*1								
3	○	○	○	×	×	×	○	○	×	×	×	×	×	×
4	○	○	○	×*2	×	×	○	○	×	×	×	×	×	×
5	×	×	×	×	×	×	○	○	×	×	×	×	×	×

R: Read, P: Program, E: Erase, P/E: Program/Erase
○ : Allowed, ×: Not allowed

Note 1. The serial programmer command control register (SPCC) is used to individually enable or disable reading, programming, or erasing. For details of the serial programmer command control register (SPCC), refer to the User's Manual: Hardware of the device.

Note 2. The on-chip flash memory is erased completely if repeated ID code mismatches occur.

Table 70 Functions of Protection Setting Patterns

Protection Setting Pattern	ID Code Protection, Serial Programmer Connection Enable/Disable, Serial Programmer Command Control (Protection for Connection in Boot Mode)	On-Chip Debugger ID Code Protection (Protection for Connection of On-Chip Debugger)	ROM Code Protection (Protection for Connection of parallel programmer)
1	Disabled	Disabled	Disabled
2	Individually enables/disables reading, programming, or erasing.	Reading, programming, and erasing are enabled when the ID code matches.	Reading, programming, and erasing are prevented always.
3	Reading, programming, and erasing are enabled when the ID code matches.		
4	Reading, programming, and erasing are enabled when the ID code matches. If ID authentication fails three times in succession, the on-chip flash memory is erased completely.		
5	Reading, programming, and erasing are prevented always.		

7.3 Description of Protection Setting Patterns

7.3.1 Protection Setting Pattern 1

This pattern disables all protection.

The setting details of protection setting pattern 1 are shown below.

Table 71 Protection Setting Pattern 1 Setting Details 1

Serial Programmer Connection Enable/Disable and Serial Programmer Command Control Settings				
Serial Programmer Command Control Register (SPCC) (4 Bytes)				
ID Code Protection Enable bit (IDE) (bit: b24)	Serial Programmer Connection Enable bit (SPE) (bit: b27)	Block Erasure Command Protect bit (SEPR) (bit: b29)	Programming Command Protect bit (WRPR) (bit: b30)	Read Command Protect bit (RDPR) (bit: b31)
1	1	1	1	1

Table 72 Protection Setting Pattern 1 Setting Details 2

ID Code Protection and On-Chip Debugger ID Code Protection Settings	ROM Code Protection Settings
OCD/Serial Programmer ID Setting Register (OSIS) (16 bytes)	ROM code (4 bytes)
All FFh	Other than (00000000h, 00000001h)

For the setting method, refer to 7.4, Protection Setting Examples.

The operation of protection setting pattern 1 is outlined below.

Table 73 Operation of Protection Setting Pattern 1

Protection Type	Operation	Prevented Items
ID code protection Serial programmer connection enable/disable Serial programmer command control	If a connection occurs in boot mode, no ID authentication occurs and the device transitions to a state in which reading, programming, and erasing are possible.	None
On-chip debugger ID code protection	When an on-chip debugger is connected, no ID authentication occurs and the connection with the on-chip debugger is established.	None
ROM code protection	Reading, programming, and erasing are possible when a parallel programmer is used.	None

7.3.2 Protection Setting Pattern 2

This pattern prevents reading, programming, or erasing of the on-chip flash memory by using a parallel programmer. In addition, when an on-chip debugger is connected, protection is provided by ID authentication. No ID authentication is made when a connection occurs in boot mode, but reading, programming, or erasing of the on-chip flash memory can be enabled/disabled individually.

The setting details of protection setting pattern 2 are shown below.

Table 74 Protection Setting Pattern 2 Setting Details 1

Serial Programmer Connection Enable/Disable and Serial Programmer Command Control Settings				
Serial Programmer Command Control Register (SPCC) (4 Bytes)				
ID Code Protection Enable bit (IDE) (bit: b24)	Serial Programmer Connection Enable bit (SPE) (bit: b27)	Block Erasure Command Protect bit (SEPR) (bit: b29)	Programming Command Protect bit (WRPR) (bit: b30)	Read Command Protect bit (RDPR) (bit: b31)
1	1	0/1*1	0/1*2	0/1*3

Note 1. When the SEPR bit is set to 1 erasing is enabled, and erasing is disabled when it is cleared to 0.

Note 2. When the WRPR bit is set to 1 programming is enabled, and programming is disabled when it is cleared to 0.

Note 3. When the RDPR bit is set to 1 reading is enabled, and reading is disabled when it is cleared to 0.

Table 75 Protection Setting Pattern 2 Setting Details 2

ID Code Protection and On-Chip Debugger ID Code Protection Settings	ROM Code Protection Settings
OCD/Serial Programmer ID Setting Register (OSIS) (16 bytes)	ROM code (4 bytes)
Other than (All FFh)	00000000h

For the setting method, refer to 7.4, Protection Setting Examples.

The operation of protection setting pattern 2 is outlined below.

Table 76 Operation of Protection Setting Pattern 2

Protection Type	Operation	Prevented Items
ID code protection Serial programmer connection enable/disable Serial programmer command control	No ID authentication occurs when a connection is made in boot mode. Enables/disables reading, programming, and erasing individually after the connection is established.	Individually disables enables/disables reading, programming, and erasing, without distinction between third parties and developers.
On-chip debugger ID code protection	When a connection is made by an on-chip debugger, ID authentication is performed. If the ID code matches, a connection is established with the on-chip debugger. If the ID code does not match, ID authentication is performed again.	Third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ID authentication. Developers can read, program, or erase the on-chip flash memory by providing the matching ID code.
ROM code protection	Reading, programming, and erasing are prohibited when using a parallel programmer.	Both developers and third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ROM code protection.

7.3.3 Protection Setting Pattern 3

This pattern prevents reading, programming, or erasing of the on-chip flash memory by using a parallel programmer. In addition, when an on-chip debugger is connected, protection is provided by ID authentication. As is the case when an on-chip debugger is connected, protection is provided by ID authentication when a connection is made in boot mode.

The setting details of protection setting pattern 3 are shown below.

Table 77 Protection Setting Pattern 3 Setting Details 1

Serial Programmer Connection Enable/Disable and Serial Programmer Command Control Settings				
Serial Programmer Command Control Register (SPCC) (4 Bytes)				
ID Code Protection Enable bit (IDE) (bit: b24)	Serial Programmer Connection Enable bit (SPE) (bit: b27)	Block Erasure Command Protect bit (SEPR) (bit: b29)	Programming Command Protect bit (WRPR) (bit: b30)	Read Command Protect bit (RDPR) (bit: b31)
0	1	0	0	0

Table 78 Protection Setting Pattern 3 Setting Details 2

ID Code Protection and On-Chip Debugger ID Code Protection Settings	ROM Code Protection Settings
OCD/Serial Programmer ID Setting Register (OSIS) (16 bytes)	ROM code (4 bytes)
Control code / ID code 1: Other than 45h	00000000h
ID code 2 to ID code 16: Any value	

For the setting method, refer to 7.4, Protection Setting Examples.

The operation of protection setting pattern 3 is outlined below.

Table 79 Operation of Protection Setting Pattern 3

Protection Type	Operation	Prevented Items
ID code protection Serial programmer connection enable/disable Serial programmer command control	Protection is provided by ID authentication when a connection is made in boot mode. If the ID code matches, the device transitions to a state in which reading, programming, and erasing are possible. If the ID code does not match, ID authentication is performed again.	Third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ID authentication. Developers can read, program, or erase the on-chip flash memory by providing the matching ID code.
On-chip debugger ID code protection	When a connection is made by an on-chip debugger, ID authentication is performed. If the ID code matches, a connection is established with the on-chip debugger. If the ID code does not match, ID authentication is performed again.	Third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ID authentication. Developers can read, program, or erase the on-chip flash memory by providing the matching ID code.
ROM code protection	Reading, programming, and erasing are prohibited when using a parallel programmer.	Both developers and third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ROM code protection.

7.3.4 Protection Setting Pattern 4

This pattern prevents reading, programming, or erasing of the on-chip flash memory by using a parallel programmer. In addition, when an on-chip debugger is connected, protection is provided by ID authentication. As is the case when an on-chip debugger is connected, protection is provided by ID authentication when a connection is made in boot mode.

The setting details of protection setting pattern 4 are shown below.

Table 80 Protection Setting Pattern 4 Setting Details 1

Serial Programmer Connection Enable/Disable and Serial Programmer Command Control Settings				
Serial Programmer Command Control Register (SPCC) (4 Bytes)				
ID Code Protection Enable bit (IDE) (bit: b24)	Serial Programmer Connection Enable bit (SPE) (bit: b27)	Block Erasure Command Protect bit (SEPR) (bit: b29)	Programming Command Protect bit (WRPR) (bit: b30)	Read Command Protect bit (RDPR) (bit: b31)
0	1	0	0	0

Table 81 Protection Setting Pattern 4 Setting Details 2

ID Code Protection and On-Chip Debugger ID Code Protection Settings	ROM Code Protection Settings
OCD/Serial Programmer ID Setting Register (OSIS) (16 bytes)	ROM code (4 bytes)
Control code / ID code 1: 45h	00000000h
ID code 2 to ID code 16: Any value	

For the setting method, refer to 7.4, Protection Setting Examples.

The operation of protection setting pattern 4 is outlined below.

Table 82 Operation of Protection Setting Pattern 4

Protection Type	Operation	Prevented Items
ID code protection Serial programmer connection enable/disable Serial programmer command control	Protection is provided by ID authentication when a connection is made in boot mode. If the ID code matches, the device transitions to a state in which reading, programming, and erasing are possible. If the ID code does not match, ID authentication is performed again. If ID authentication fails three times in succession, the on-chip flash memory is erased completely in boot mode.	Third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ID authentication. If ID authentication fails three times in succession, the on-chip flash memory is erased completely. Developers can read, program, or erase the on-chip flash memory by providing the matching ID code.
On-chip debugger ID code protection	When a connection is made by an on-chip debugger, ID authentication is performed. If the ID code matches, a connection is established with the on-chip debugger. If the ID code does not match, ID authentication is performed again.	Third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ID authentication. Developers can read, program, or erase the on-chip flash memory by providing the matching ID code.
ROM code protection	Reading, programming, and erasing are prohibited when using a parallel programmer.	Both developers and third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ROM code protection.

7.3.5 Protection Setting Pattern 5

This pattern prevents reading, programming, or erasing of the on-chip flash memory by using a parallel programmer. In addition, when an on-chip debugger is connected, protection is provided by ID authentication. Connections to a host are prohibited in boot mode.

The setting details of protection setting pattern 5 are shown below. Note that both setting number 1 and setting number 2 prohibit connections to a host in boot mode.

Table 83 Protection Setting Pattern 5 Setting Details 1

Serial Programmer Connection Enable/Disable and Serial Programmer Command Control Settings					
Serial Programmer Command Control Register (SPCC) (4 Bytes)					
Setting No.	ID Code Protection Enable bit (IDE) (bit: b24)	Serial Programmer Connection Enable bit (SPE) (bit: b27)	Block Erasure Command Protect bit (SEPR) (bit: b29)	Programming Command Protect bit (WRPR) (bit: b30)	Read Command Protect bit (RDPR) (bit: b31)
1	0	0	0	0	0
2	1	0	*1	*1	*1

Note 1. Don't care

Table 84 Protection Setting Pattern 5 Setting Details 2

ID Code Protection and On-Chip Debugger ID Code Protection Settings	ROM Code Protection Settings
OCD/Serial Programmer ID Setting Register (OSIS) (16 bytes)	ROM code (4 bytes)
Other than (All FFh)	00000000h

For the setting method, refer to 7.4, Protection Setting Examples.

The operation of protection setting pattern 5 is outlined below.

Table 85 Operation of Protection Setting Pattern 5

Protection Type	Operation	Prevented Items
ID code protection Serial programmer connection enable/disable Serial programmer command control	Connections to a host are prohibited when connecting in boot mode.	Prevents reading, programming, or erasing by third parties and developers, without distinction, by prohibiting connections.
On-chip debugger ID code protection	When a connection is made by an on-chip debugger, ID authentication is performed. If the ID code matches, a connection is established with the on-chip debugger. If the ID code does not match, ID authentication is performed again.	Third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ID authentication. Developers can read, program, or erase the on-chip flash memory by providing the matching ID code.
ROM code protection	Reading, programming, and erasing are prohibited when using a parallel programmer.	Both developers and third parties are prevented from reading, programming, or erasing the on-chip flash memory by means of ROM code protection.

7.4 Protection Setting Examples

Each protection function is enabled by assigning serial programmer connection enable/disable, serial programmer command control, and an ID code to addresses in the option setting memory, and a ROM code to an address in the on-chip flash memory. Serial programmer connection enable/disable and serial programmer command control should be assigned to 0x00120040, the ID code to 0x00120050, and the ROM code to 0x0012007C.

Also, for instructions on writing data to the option setting memory, refer to the User's Manual: Hardware of the device.

Protection setting examples are shown below.

```

/* Setup the Serial programmer command control register */
#pragma address SPCC_REG = 0x00120040
const unsigned long SPCC_REG = 0x1EFFFFFF

/* Setup the ID Code Protection and the ID Code Protection on Connection of the On-Chip Debugger */
#pragma address ID_CODE = 0x00120050
const unsigned long ID_CODE[4] = {0x04030245, 0x08070605, 0x0C0B0A09, 0x100F0E0D};

/* Setup the ROM Code Protection */
#pragma address ROM_CODE = 0x0012007C
const unsigned long ROM_CODE = 0x00000000;

```

In this example, the Control code / ID code 1 is 45h, from ID code 2 to ID code 16 are 02h, 03h, 04h, 05h, 06h, 07h, 08h, 09h, 0Ah, 0Bh, 0Ch, 0Dh, 0Eh, 0Fh, 10h.

Figure 17 Protect Setting Pattern 4 Setting Example

```

/* Setup the Serial programmer command control register */
#pragma address SPCC_REG = 0x00120040
const unsigned long SPCC_REG = 0x16FFFFFF

/* Setup the ID Code Protection and the ID Code Protection on Connection of the On-Chip Debugger */
#pragma address ID_CODE = 0x00120050
const unsigned long ID_CODE[4] = {0x04030201, 0x08070605, 0x0C0B0A09, 0x100F0E0D};

/* Setup the ROM Code Protection */
#pragma address ROM_CODE = 0x0012007C
const unsigned long ROM_CODE = 0x00000000;

```

In this example, the Control code / ID code 1 is 01h, from ID code 2 to ID code 16 are 02h, 03h, 04h, 05h, 06h, 07h, 08h, 09h, 0Ah, 0Bh, 0Ch, 0Dh, 0Eh, 0Fh, 10h.

Figure 18 Protect Setting Pattern 5 Setting Example

8. Reference Documents

- RX110 Group User's Manual: Hardware Rev. 1.20
- RX111 Group User's Manual: Hardware Rev. 1.30
- RX113 Group User's Manual: Hardware Rev. 1.10
- RX130 Group User's Manual: Hardware Rev. 1.00
- RX210 Group User's Manual: Hardware Rev. 1.50
- RX21A Group User's Manual: Hardware Rev. 1.10
- RX220 Group User's Manual: Hardware Rev. 1.10
- RX230 Group, RX231 Group User's Manual: Hardware Rev. 1.10
- RX23T Group User's Manual: Hardware Rev. 1.10
- RX24T Group User's Manual: Hardware Rev. 1.00
- RX24U Group User's Manual: Hardware Rev. 1.00
- RX610 Group User's Manual: Hardware Rev. 1.20
- RX62N Group, RX621 Group User's Manual: Hardware Rev. 1.40
- RX62T Group, RX62G Group User's Manual: Hardware Rev. 2.00
- RX630 Group User's Manual: Hardware Rev. 1.60
- RX634 Group User's Manual: Hardware Rev. 1.00
- RX63N Group, RX631 Group User's Manual: Hardware Rev. 1.80
- RX63T Group User's Manual: Hardware Rev. 2.20
- RX64M Group User's Manual: Hardware Rev. 1.10
- RX71M Group User's Manual: Hardware Rev. 1.00
- RX65N Group, RX651 Group User's Manual: Hardware Rev. 1.00
- RX66T Group User's Manual: Hardware Rev. 1.00
- RX72T Group User's Manual: Hardware Rev. 1.00
(The latest version can be downloaded from the Renesas Electronics website.)
- Technical Update/Technical News
(The latest information can be downloaded from the Renesas Electronics website.)
- C compiler manual
- RX Family C/C++ compiler Package
(The latest version can be downloaded from the Renesas Electronics website.)

Revision History

Rev.	Date	Description	
		Page	Summary
1.00	Mar. 28. 12	—	First edition issued
2.00	Oct. 03, 16	All	<p>Added the following target devices:</p> <ul style="list-style-type: none"> • RX110 Group • RX111 Group • RX113 Group • RX130 Group • RX210 Group • RX21A Group • RX220 Group • RX231, RX230 Group • RX23T Group • RX24T Group • RX62G Group • RX62T Group • RX634 Group • RX63T Group • RX64M Group • RX71M Group <p>Added “1. Device Categories”</p> <p>Changed the arrangement of the sections according to the target device categories</p>
3.00	Jun. 01. 17	All	<p>Added the following target devices:</p> <ul style="list-style-type: none"> • RX65N, RX651 Group
4.00	May. 13. 19	All	<p>Added the following target devices:</p> <ul style="list-style-type: none"> • RX24U, RX66T, RX72T Group <p>Corrected RX21A Group and RX220 Group from device group A to device group B in Table 1.</p> <p>Corrected Table 4, Table 17 and Table 30.</p> <p>Add descriptions of the access window.</p>

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity.

Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.
Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)



SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

Renesas Electronics Corporation
TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan

Renesas Electronics America Inc.
1001 Murphy Ranch Road, Milpitas, CA 95035, U.S.A.
Tel: +1-408-432-8888, Fax: +1-408-434-5351

Renesas Electronics Canada Limited
9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3
Tel: +1-905-237-2004

Renesas Electronics Europe GmbH
Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
Room 101-T01, Floor 1, Building 7, Yard No. 7, 8th Street, Shangdi, Haidian District, Beijing 100085, China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai 200333, China
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited
Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd.
13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949
Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.
Unit No 3A-1 Level 3A Tower 8 UOA Business Park, No 1 Jalan Pengaturcara U1/51A, Seksyen U1, 40150 Shah Alam, Selangor, Malaysia
Tel: +60-3-5022-1288, Fax: +60-3-5022-1290

Renesas Electronics India Pvt. Ltd.
No.777C, 100 Feet Road, HAL 2nd Stage, Indiranagar, Bangalore 560 038, India
Tel: +91-80-67208700

Renesas Electronics Korea Co., Ltd.
17F, KAMCO Yangjae Tower, 262, Gangnam-daero, Gangnam-gu, Seoul, 06265 Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5338