RX Family
Parallel Data Capture Unit (PDC) Module Using Firmware Integration Technology

Introduction
This application note describes the parallel data capture unit (PDC) using firmware integration technology (FIT). This module controls the PDC to capture parallel data output by an image sensor such as a camera module. The module is referred to below as the PDC FIT module.

It should be noted that this application note is not compatible with application note “RX Family Parallel Data Capture Unit (PDC) Module Using Firmware Integration Technology” (R01AN2220).

Operation Confirmation Devices
The following is a list of devices that are currently supported by this API:

- RX64M
- RX71M
- RX651, RX65N
- RX66N
- RX72M
- RX72N

When using this application note with other Renesas MCUs, careful evaluation is recommended after making modifications to comply with the alternate MCU.

Target Compilers
- Renesas Electronics C/C++ Compiler Package for RX Family
- GCC for Renesas RX
- IAR C/C++ Compiler for Renesas RX

For details of the confirmed operation contents of each compiler, refer to “6.1 Operation Confirmation Environment”.

Related Documents
- RX Family Board Support Package Module Using Firmware Integration Technology (R01AN1685)
- RX Family DMA Controller DMACA Control Module Using Firmware Integration Technology (R01AN2063)
- RX Family DTC Module Using Firmware Integration Technology (R01AN1819).

(THE latest version can be downloaded from the Renesas Electronics website.)
## Contents

1. **Overview** ........................................................................................................................... 3
   1.1 About the PDC FIT Module ................................................................................................. 3
   1.2 API Overview ....................................................................................................................... 4

2. **API Information** ................................................................................................................ 5
   2.1 Hardware Requirements ........................................................................................................ 5
   2.2 Software Requirements ......................................................................................................... 5
   2.3 Supported Toolchain ............................................................................................................. 5
   2.4 Interrupt Vector ..................................................................................................................... 5
   2.5 Header Files .......................................................................................................................... 5
   2.6 Integer Types ........................................................................................................................ 5
   2.7 Compile Settings ................................................................................................................... 6
   2.8 Code Size ............................................................................................................................. 6
   2.9 Arguments ........................................................................................................................... 7
   2.10 Return Values ....................................................................................................................... 10
   2.11 Callback Functions ............................................................................................................. 11
   2.12 Adding the FIT Module to Your Project ............................................................................ 12
   2.13 “for”, “while” and “do while” statements ......................................................................... 13

3. **API Functions** .................................................................................................................. 14
   3.1 `R_PDC_Open()` .................................................................................................................. 14
   3.2 `R_PDC_Close()` .................................................................................................................. 21
   3.3 `R_PDC_Control()` .............................................................................................................. 22
   3.4 `R_PDC_GetFifoAddr()` ...................................................................................................... 34
   3.5 `R_PDC_GetVersion()` ....................................................................................................... 37

4. **Pin Setting** ....................................................................................................................... 38

5. **How to Use** ....................................................................................................................... 39
   5.1 API Usage Example .............................................................................................................. 39
       5.1.1 Example Operation Flowcharts .................................................................................... 39

6. **Appendices** ...................................................................................................................... 40
   6.1 Operation Confirmation Environment .................................................................................. 40
   6.2 Troubleshooting .................................................................................................................. 43
1. Overview

The PDC provides functionality for communicating with an external I/O device such as an image sensor and transferring parallel data, such as image data, output by the external I/O device to the on-chip RAM or an external address space (CS area or SDRAM area), via the DTC or DMAC. Figure 1.1 shows an overview of the PDC.

Limitations

This module utilizes the hardware locking function of the r_bsp.

1.1 About the PDC FIT Module

This module is used by embedding it in a project as an API. For information on how to embed the module, see 2.11, Adding the FIT Module to Your Project.

Notes

The endianness of the PDC FIT module switches automatically to match the endian setting of the compiler.

It is not possible to acquire image data from an image sensor using this module alone. The DMAC or DTC is used to transfer data to the memory, so refer to the manual of the corresponding FIT module and embed the FIT module in your project. You must prepare an initialization program for the image sensor and make settings yourself. For information on image sensor settings, contact the sensor manufacturer.

For information on the hardware lock function of r_bsp, see 2.17, Atomic Locking, in application note “RX Family Board Support Package Module Using Firmware Integration Technology” (R01AN1685).
1.2 API Overview

Table 1.1 lists the API functions included in the PDC FIT module.

<table>
<thead>
<tr>
<th>Function</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>R_PDC_Open</td>
<td>This function initializes the PDC FIT module.</td>
</tr>
<tr>
<td>R_PDC_Close</td>
<td>This function ends PDC operation and puts the PDC into the module stop state.</td>
</tr>
<tr>
<td>R_PDC_Control</td>
<td>This function performs processing according to control codes.</td>
</tr>
<tr>
<td>R_PDC_GetFifoAddr</td>
<td>This function gets the FIFO address of the PDC.</td>
</tr>
<tr>
<td>R_PDC_GetVersion</td>
<td>This function returns the API version number.</td>
</tr>
</tbody>
</table>
2. API Information
The API function of the PDC FIT module adhere to the Renesas API naming standards.

2.1 Hardware Requirements
The microcontroller used must support the following functions:

- PDC
- DTC
- DMAC

2.2 Software Requirements
This FIT module is dependent upon the following package:
Renesas Board Support Package (r_bsp) Rev.5.20 or higher

2.3 Supported Toolchain
This FIT module is tested and working with toolchains listed in 6.1 Operation Confirmation Environment.

2.4 Interrupt Vector
When the R_PDC_Open function is executed, the PCDFI, PCFEI, and PCERI interrupts are enabled according to the parameter values.
Table 2.1 lists the interrupt vector used in the PDC FIT Module.

Table 2.1 Interrupt Vector Used in the PDC FIT Module

<table>
<thead>
<tr>
<th>Device</th>
<th>Interrupt Vector</th>
</tr>
</thead>
<tbody>
<tr>
<td>RX64M</td>
<td>PCDFI interrupt (vector no.: 97)</td>
</tr>
<tr>
<td>RX65N</td>
<td>GROUPBL0 interrupt (vector no.: 110)</td>
</tr>
<tr>
<td>RX66N</td>
<td>• PCFEI interrupt (group interrupt source no.: 30)</td>
</tr>
<tr>
<td>RX71M</td>
<td>• PCERI interrupt (group interrupt source no.: 31)</td>
</tr>
<tr>
<td>RX72M</td>
<td></td>
</tr>
<tr>
<td>RX72N</td>
<td></td>
</tr>
</tbody>
</table>

2.5 Header Files
All API calls and their supporting interface definitions are located in r_pdc_rx_if.h.

2.6 Integer Types
This project uses ANSI C99. These types are defined in stdint.h.
2.7 Compile Settings

The configuration option settings of this module are located in `r_pdc_rx_config.h`. The option names and setting values are listed in the table below:

<table>
<thead>
<tr>
<th>Configuration options in <code>r_pdc_rx_config.h</code></th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>PDC_CFG_PCKO_DIV</strong></td>
<td>Set the PCKO frequency division ratio select bits in PDC control register 0 (PCCR0) according to the specified frequency division ratio. The parallel data transfer clock output (PCKO) operating frequency is the clock source, peripheral module clock B (PCLKB), divided by this setting value. The available setting values are 2, 4, 6, 8, 10, 12, 14, and 16. Specifying a value other than the preceding will result in an error at compile time. Note: The operating frequency range is 1 to 30 MHz, but the optimum value at which operation is possible under the specifications of the image sensor (camera module) used should be specified.</td>
</tr>
</tbody>
</table>

Note: The default value is “2”.

2.8 Code Size

The code size estimates for the supported toolchains (listed in section 2.3) assume optimization level 2 and optimization prioritizing code size. The ROM size (code and constants) and RAM size (global data) are determined by the configuration options specified in the module's configuration header file at build time. The values in the table below are confirmed under the following conditions.

Module Revision: r_pdc_rx rev2.06
Compiler Version: Renesas Electronics C/C++ Compiler Package for RX Family V3.03.00
   (The option of “-lang = c99” is added to the default settings of the integrated development environment.)
GCC for Renesas RX 8.3.0.202102
   (The option of “-std=gnu99” is added to the default settings of the integrated development environment.)
IAR C/C++ Compiler for Renesas RX version 4.20.1
   (The default settings of the integrated development environment.)
Configuration Options: Default settings

<table>
<thead>
<tr>
<th>ROM, RAM and Stack Code Sizes</th>
<th>Device</th>
<th>Category</th>
<th>Memory Used</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RX72N</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>ROM</td>
<td>2069 bytes</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RAM</td>
<td>17 bytes</td>
</tr>
<tr>
<td></td>
<td></td>
<td>STACK</td>
<td>152 bytes</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>1</strong></td>
<td>ROM</td>
<td>3976 bytes</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RAM</td>
<td>20 bytes</td>
</tr>
<tr>
<td></td>
<td></td>
<td>STACK</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>ROM</td>
<td>3236 bytes</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RAM</td>
<td>17 bytes</td>
</tr>
<tr>
<td></td>
<td></td>
<td>STACK</td>
<td>204 bytes</td>
</tr>
</tbody>
</table>

Note 1. The sizes of maximum usage stack of Interrupts functions is included.
2.9 Arguments

The structures and enumerated types used as arguments for the API functions are listed below. The API functions and their prototype declarations are located in r_pdc_rx_if.h.

```c
/* Interrupt priority level control */
typedef struct st_pdc_int_priority_data_cfg
{
    uint8_t pcdfi_level; /* PCDFI interrupt priority level */
    uint8_t groupbl0_level; /* GROUPBL0 interrupt priority level */
} pdc_ipr_dcfg_t;

/* Interrupt controller (ICUA) PDC interrupt enable/disable */
typedef struct st_pdc_inticu_data_cfg
{
    bool pcfei_ien; /* Frame-end interrupt request enabled */
    bool pceri_ien; /* Error interrupt request enabled */
    bool pcdfl_ien; /* Receive data-ready interrupt request enabled */
} pdc_inticu_dcfg_t;

/* PDC interrupt enable/disable */
typedef struct st_pdc_intpdc_data_cfg
{
    bool dfie_ien; /* Receive data-ready interrupt request enabled */
    bool fele_ien; /* Frame-end interrupt request enabled */
    bool ovle_ien; /* Overrun interrupt request enabled */
    bool udrie_ien; /* Underrun interrupt request enabled */
    bool verie_ien; /* Vertical line count setting error interrupt request enabled */
    bool herie_ien; /* Horizontal byte count setting error interrupt request enabled */
} pdc_intpdc_dcfg_t;

/* Capture position specification */
typedef struct st_pdc_position_data_cfg
{
    uint16_t vst_position; /* Vertical capture start line position */
    uint16_t hst_position; /* Horizontal capture start byte position */
} pdc_pos_dcfg_t;

/* Capture size specification */
typedef struct st_pdc_size_data_cfg
{
    uint16_t vsz_size; /* Vertical capture size */
    uint16_t hsz_size; /* Horizontal capture size */
} pdc_size_dcfg_t;
```
/* PDC settings */
typedef struct st_pdc_data_cfg
{
    uint16_t            iupd_select;      /* Interrupt setting update select */
    pdc_ipr_dcfg_t      priority;         /* Interrupt priority level */
    pdc_inticu_dcfg_t   inticu_req;       /* ICU interrupt setting */
    pdc_intpdc_dcfg_t   intpdc_req;       /* PDC interrupt setting */
    bool                vps_select;       /* VSYNC signal polarity select */
    bool                hps_select;       /* HSYNC signal polarity select */
    pdc_pos_dcfg_t      capture_pos;      /* Capture position setting */
    pdc_size_dcfg_t     capture_size;     /* Capture size setting */
    pdc_cb_t            p_callback;       /* Pointer to callback function */
} pdc_data_cfg_t;

/* Copy of PDC status register (PCSR) */
typedef struct st_pdc_data_cfg
{
    bool        frame_busy;                   /* PDC operating status (FBSY flag) */
    bool        fifo_empty;                   /* FIFO status (FEMPF flag) */
    bool        frame_end;                    /* Frame-end (FEF flag) */
    bool        overrun;                      /* Overrun (OVRF flag) */
    bool        underrun;                     /* Underrun (UDRF flag) */
    bool        verf_error;                   /* Vertical line count setting error (VERF flag) */
    bool        herf_error;                   /* Horizontal byte count setting error (HERF flag) */
} pdc_pcsr_stat_t;

/* Copy of PDC pin monitor status register (PCMONR) */
typedef struct st_pdc_data_cfg
{
    bool        vsync;                        /* VSYNC signal status (VSYNC flag) */
    bool        hsync;                        /* HSYNC signal status (HSYNC flag) */
} pdc_pcmonr_stat_t;

/* PDC status */
typedef struct st_pdc_data_cfg
{
    pdc_pcsr_stat_t          pcsr_stat;       /* PDC status register (PCSR) information */
    pdc_pcmonr_stat_t        pcmonr_stat;     /* PDC pin monitor status (PCMONR) information */
} pdc_stat_t;

/* R_PDC_Control control codes */
typedef enum e_pdc_command
{
    PDC_CMD_CAPTURE_START = 0,                /* Start PDC capture */
    PDC_CMD_CHANGE_POS_AND_SIZE,              /* Change PDC capture position and capture size */
    PDC_CMD_STATUS_GET,                       /* Get PDC status */
    PDC_CMD_STATUS_CLR,                       /* Clear PDC status */
    PDC_CMD_SET_INTERRUPT,                    /* PDC interrupt setting */
    PDC_CMD_DISABLE,                          /* Disable PDC receive operation */
    PDC_CMD_ENABLE,                           /* Enable PDC receive operation */
    PDC_CMD_RESET                             /* PDC reset */
} pdc_command_t;
typedef struct
{
    void (*pcb_receive_data_ready)(void *); /* Pointer to callback function when receive data-ready interrupt occurs */
    void (*pcb_frame_end)(void *);   /* Pointer to callback function when PDC FIFO is empty after frame-end interrupt occurs */
    void (*pcb_error)(void *);     /* Pointer to callback function when overrun error, underrun error, vertical line count setting error, or horizontal byte count setting error occurs */
}pdc_cb_t;

typedef enum
{
    PDC_EVT_ID_DATAREADY = 0,       /* Receive data-ready interrupt occurred. */
    PDC_EVT_ID_FRAMEEND,            /* Frame-end interrupt occurred. */
    PDC_EVT_ID_TIMEOUT,             /* Standby time elapsed but FIFO has not become empty. */
    PDC_EVT_ID_ERROR,               /* Error interrupt occurred. */
    PDC_EVT_ID_OVERRUN,             /* Overrun interrupt occurred. */
    PDC_EVT_ID_UNDERRUN,            /* Underrun interrupt occurred. */
    PDC_EVT_ID_VERTICALLINE,        /* Vertical line count setting error interrupt occurred. */
    PDC_EVT_ID_HORIZONTALBYTE       /* Horizontal byte count setting error interrupt occurred. */
}pdc_cb_event_t;

typedef struct
{
    pdc_cb_event_t  event_id;       /* Event code of callback function call source */
}pdc_cb_arg_t;
2.10 Return Values

The return values of the API functions are shown below. This enumerated type and the API function prototype declarations are located in r_pdc_rx_if.h.

```c
/* Function return values */
typedef enum e_pdc_return /* PDC API error codes */ {
    PDC_SUCCESS = 0, /* Processing finished successfully. */
    PDC_ERR_OPENED, /* PDC module initialized. Initialization function R_PDC_Open has been run. */
    PDC_ERR_NOT_OPEN, /* PDC module uninitialized. R_PDC_Open has not been run. */
    PDC_ERR_INVALID_ARG, /* Invalid argument input. */
    PDC_ERR_INVALID_COMMAND, /* Command is invalid. */
    PDC_ERR_LOCK_FUNC, /* PDC resource is in use by another process. */
    PDC_ERR_NULL_PTR, /* Argument pointer value was NULL. */
    PDC_ERR_INTERNAL, /* Module internal error detected. */
    PDC_ERR_RST_TIMEOUT /* PDC reset was not canceled even after the specified amount of time elapsed. */
    PDC_ERR_ONGOING /* Operations for reception are ongoing. */
} pdc_return_t;
```
2.11 Callback Functions

(1) Receive Data-Ready Interrupt (PCDFI) and Frame-End Interrupt (PCFEI) Callback Functions

When a receive data-ready interrupt (PCDFI) occurs, or when the FIFO becomes empty after a frame-end interrupt (PCFEI) occurs, the PDC FIT module calls a callback function.

The R_PDC_Open function is used to specify the callback function. For details, see 3.1, R_PDC_Open().

When a receive data-ready interrupt occurs, the PDC FIT module calls the receive data-ready interrupt callback function. However, if the DMAC is selected for data transfer, you should set the PCDFI interrupt priority level to 0 so that no callback function is called.

When a frame-end interrupt occurs, the PDC FIT module stands by until the DTC or DMAC has transferred all the data in the FIFO of the PDC (until the FIFO of the PDC is empty). When it is confirmed that the FIFO of the PDC is empty, PDC operation is disabled, the frame-end flag is cleared to 0, and the PDC FIT module calls the frame-end interrupt callback function. Note that if an underrun occurs before the FIFO of the PDC becomes empty, the frame-end flag is cleared to 0, and the error callback function is called. Also, if the FIFO of the PDC is not empty even after the specified amount of time has elapsed, the frame-end flag is cleared to 0, and the timeout callback function is called.

When the callback function is called, the variable stored for the constant listed in Table 2.2 is passed as an argument. If an argument will be used outside the callback function, it should be copied to a global variable, or the like.

When the callback function is called as described above, group interrupt (GROUPBL0) requests should first be enabled, and then PCFEI interrupt requests, receive data-ready interrupt requests, and frame-end interrupt requests should be enabled by means of arguments passed when the R_PDC_Open function is run. For details, see 3.1, R_PDC_Open().

Table 2.2 Callback Function Arguments when Receive Data-Ready Interrupt or Frame-End Interrupt Occurs

<table>
<thead>
<tr>
<th>Variable Definition</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PDC_EVT_ID_DATAREADY</td>
<td>A receive data-ready interrupt occurred.</td>
</tr>
<tr>
<td>PDC_EVT_ID_FRAMEEND</td>
<td>A frame-end interrupt occurred.</td>
</tr>
<tr>
<td>PDC_EVT_ID_TIMEOUT</td>
<td>The standby time elapsed but the FIFO did not become empty.</td>
</tr>
</tbody>
</table>
(2) Callback Function when Errors Occur
When an overrun, underrun, vertical line count setting error, or horizontal byte count setting error occurs, the PDC FIT module calls a callback function.

The R_PDC_Open function is used to specify the callback function. For details, see 3.1, R_PDC_Open().

When an error interrupt occurs, the PDC FIT module stops PDC operation and then calls the callback function with the argument PDC_EVT_ID_ERROR. After this, it confirms in order whether or not an overrun, underrun, vertical line count setting error, or horizontal byte count setting error has occurred. If an error has occurred, it calls the callback function. When the callback function finishes, the error flag corresponding to the error that occurred is cleared to 0 and checking resumes to determine if the next error type has occurred.

When the callback function is called with the argument PDC_EVT_ID_ERROR, make sure that at the start of processing the DTC or DMAC data transfer processing is disabled.

When the callback function is called, the variable stored for the constant listed in Table 2.3 is passed as an argument. If an argument will be used outside the callback function, it should be copied to a global variable, or the like.

When the callback function is called as described above, group interrupt (GROUPBL0) requests should first be enabled, and then PCERI interrupt requests, overrun interrupt requests, underrun interrupt requests, vertical line count setting error interrupt requests, and horizontal byte count setting error interrupt requests should be enabled by means of arguments passed when the R_PDC_Open function is run. For details, see 3.1, R_PDC_Open().

Table 2.3 Callback Function Arguments when Errors Occurs

<table>
<thead>
<tr>
<th>Variable Definition</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PDC_EVT_ID_ERROR</td>
<td>Error interrupt occurred.</td>
</tr>
<tr>
<td>PDC_EVT_ID_OVERRUN</td>
<td>Overrun error occurred.</td>
</tr>
<tr>
<td>PDC_EVT_ID_UNDERRUN</td>
<td>Underrun error occurred.</td>
</tr>
<tr>
<td>PDC_EVT_ID_VERTICALLINE</td>
<td>Vertical line count setting error occurred.</td>
</tr>
<tr>
<td>PDC_EVT_ID_HORIZONTALBYTE</td>
<td>Horizontal byte count setting error occurred.</td>
</tr>
</tbody>
</table>

2.12 Adding the FIT Module to Your Project
This module must be added to each project in which it is used. Renesas recommends using “Smart Configurator” described in (1) or (3). However, “Smart Configurator” only supports some RX devices. Please use the methods of (2) or (4) for unsupported RX devices.

(1) Adding the FIT module to your project using “Smart Configurator” in e² studio
By using the “Smart Configurator” in e² studio, the FIT module is automatically added to your project. Refer to “Renesas e² studio Smart Configurator User Guide (R20AN0451)” for details.

(2) Adding the FIT module to your project using “FIT Configurator” in e² studio
By using the “FIT Configurator” in e² studio, the FIT module is automatically added to your project. Refer to “Adding Firmware Integration Technology Modules to Projects (R01AN1723)” for details.

(3) Adding the FIT module to your project using “Smart Configurator” on CS+
By using the “Smart Configurator Standalone version” in CS+, the FIT module is automatically added to your project. Refer to “Renesas e² studio Smart Configurator User Guide (R20AN0451)” for details.

(4) Adding the FIT module to your project in CS+
In CS+, please manually add the FIT module to your project. Refer to “Adding Firmware Integration Technology Modules to CS+ Projects (R01AN1826)” for details.
2.13 “for”, “while” and “do while” statements

In this module, “for”, “while” and “do while” statements (loop processing) are used in processing to wait for register to be reflected and so on. For these loop processing, comments with “WAIT_LOOP” as a keyword are described. Therefore, if user incorporates fail-safe processing into loop processing, user can search the corresponding processing with "WAIT_LOOP".

The following shows example of description.

```c
while statement example :
/* WAIT_LOOP */
while(0 == SYSTEM.OSCOVFSR.BIT.PLOVF)
{
    /* The delay period needed is to make sure that the PLL has stabilized. */
}

for statement example :
/* Initialize reference counters to 0. */
/* WAIT_LOOP */
for (i = 0; i < BSP_REG_PROTECT_TOTAL_ITEMS; i++)
{
    g_protect_counters[i] = 0;
}

do while statement example :
/* Reset completion waiting */
do
{
    reg = phy_read(ether_channel, PHY_REG_CONTROL);
    count++;
} while ((reg & PHY_CONTROL_RESET) && (count < ETHER_CFG_PHY_DELAY_RESET)); /* WAIT_LOOP */
```
3. API Functions

3.1 R_PDC_Open()

This function initializes the PDC FIT module. It must be run before using the other API functions.

**Format**

```c
pdc_return_t R_PDC_Open(
    pdc_data_cfg_t *p_data_cfg
)
```

**Parameters**

*p_data_cfg

Pointer to PDC settings data structure

Members of Referenced pdc_data_cfg_t Structure and Their Setting Values

Parameters other than those listed below are not referenced, so they do not need to be set before the API is called.

<table>
<thead>
<tr>
<th>Structure Member</th>
<th>Summary</th>
<th>Setting Value</th>
<th>Setting Target Register</th>
<th>Setting Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>priority.pcdfi_level</td>
<td>PCDFI interrupt priority level</td>
<td>8-bit data</td>
<td>ICU.IPR097.IPR</td>
<td>Sets the receive data-ready interrupt (PCDFI) priority level.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>00h to 0Fh</td>
<td></td>
<td></td>
</tr>
<tr>
<td>priority.groupbl0_level</td>
<td>GROUPBL0 interrupt priority level</td>
<td>8-bit data</td>
<td>ICU.IPR110.IPR</td>
<td>Sets the frame-end interrupt and error interrupt priority level.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>00h to 0Fh</td>
<td></td>
<td></td>
</tr>
<tr>
<td>inticu_req.pcdfi_ien</td>
<td>PCDFI interrupt enabled</td>
<td>false</td>
<td>ICU.IER0C.IEN1</td>
<td>Disables interrupt requests for the receive data-ready interrupt (PCDFI).</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Enables interrupt requests for the receive data-ready interrupt (PCDFI).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>true</td>
<td></td>
<td></td>
</tr>
<tr>
<td>inticu_req.pcfei_ien</td>
<td>PCFEI interrupt enabled</td>
<td>false</td>
<td>ICU.GRPBL0.EN30</td>
<td>Disables interrupt requests for the frame-end interrupt (PCFEI).</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Enables interrupt requests for the frame-end interrupt (PCFEI).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>true</td>
<td></td>
<td></td>
</tr>
<tr>
<td>inticu_req.pceri_ien</td>
<td>PCERI interrupt enabled</td>
<td>false</td>
<td>ICU.GRPBL0.EN31</td>
<td>Disables interrupt requests for the error interrupt (PCERI).</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Enables interrupt requests for the error interrupt (PCERI).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>true</td>
<td></td>
<td></td>
</tr>
<tr>
<td>intpdc_req.dfie_ien</td>
<td>Receive data-ready interrupt request</td>
<td>false</td>
<td>PCCR0.DFIE</td>
<td>Disables receive data-ready interrupt requests.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Enables receive data-ready interrupt requests.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>true</td>
<td></td>
<td></td>
</tr>
<tr>
<td>intpdc_req.feie_ien</td>
<td>Frame-end interrupt request</td>
<td>false</td>
<td>PCCR0.FEIE</td>
<td>Disables frame-end interrupt requests.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Enables frame-end interrupt requests.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>true</td>
<td></td>
<td></td>
</tr>
<tr>
<td>intpdc_req.ovie_ien</td>
<td>Overrun interrupt request</td>
<td>false</td>
<td>PCCR0.OVIE</td>
<td>Disables overrun interrupt requests.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Enables overrun interrupt requests.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>true</td>
<td></td>
<td></td>
</tr>
<tr>
<td>intpdc_req.udrie_ien</td>
<td>Underrun interrupt</td>
<td>false</td>
<td>PCCR0.UDRIE</td>
<td>Disables underrun interrupt requests.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>true</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Structure Member</td>
<td>Summary</td>
<td>Setting Value</td>
<td>Setting Target Register</td>
<td>Setting Description</td>
</tr>
<tr>
<td>------------------------</td>
<td>----------------------------------</td>
<td>---------------</td>
<td>-------------------------</td>
<td>--------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>intpdc_req. verie_ien</td>
<td>Vertical line count setting error interrupt request</td>
<td>false</td>
<td>PCCR0.VERIE</td>
<td>Enables vertical line count setting error interrupt requests.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>true</td>
<td></td>
<td>Enables vertical line count setting error interrupt requests.</td>
</tr>
<tr>
<td>intpdc_req. herie_ien</td>
<td>Horizontal byte count setting error interrupt request</td>
<td>false</td>
<td>PCCR0.HERIE</td>
<td>Enables horizontal byte count setting error interrupt requests.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>true</td>
<td></td>
<td>Enables vertical line count setting error interrupt requests.</td>
</tr>
<tr>
<td>vps_select</td>
<td>VSYNC signal polarity select</td>
<td>true</td>
<td>PCCR0.VPS</td>
<td>VSYNC signal is high-active.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>false</td>
<td></td>
<td>VSYNC signal is low-active.</td>
</tr>
<tr>
<td>hps_select</td>
<td>HSYNC signal polarity select</td>
<td>true</td>
<td>PCCR0.HPS</td>
<td>HSYNC signal is high-active.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>false</td>
<td></td>
<td>HSYNC signal is low-active.</td>
</tr>
<tr>
<td>capture_pos.vst_position</td>
<td>Vertical capture start line position</td>
<td>12-bit data 0000h to 0FFFeH</td>
<td>VCR.VST</td>
<td>Vertical capture start line position</td>
</tr>
<tr>
<td>capture_pos.hst_position</td>
<td>Horizontal capture start line position</td>
<td>12-bit data 0000h to 0FFFBh</td>
<td>HCR.HST</td>
<td>Horizontal capture start line position</td>
</tr>
<tr>
<td>capture_size.vs_size</td>
<td>Vertical capture size</td>
<td>12-bit data 0001h to 0FFFBh</td>
<td>VCR.VSZ</td>
<td>Vertical capture line count</td>
</tr>
<tr>
<td>capture_size.hsz_size</td>
<td>Horizontal capture size</td>
<td>12-bit data 0004h to 0FFFeH</td>
<td>HCR.HSZ</td>
<td>Horizontal capture byte count</td>
</tr>
<tr>
<td>p_callback.pcb_receive_data_ready</td>
<td>Pointer to callback function when PCDFI interrupt occurs</td>
<td>other than NULL/FIT_NO_FUNC</td>
<td>None</td>
<td>The callback function at the address indicated by the pointer runs when a receive data-ready interrupt occurs.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>NULL/FIT_NO_FUNC</td>
<td></td>
<td>The callback function does not run even when the source occurs.</td>
</tr>
<tr>
<td>p_callback.pcb_frame_end</td>
<td>Pointer to callback function when PCFEI interrupt occurs</td>
<td>other than NULL/FIT_NO_FUNC</td>
<td>None</td>
<td>The callback function at the address indicated by the pointer runs when the FIFO becomes empty after a frame-end interrupt occurs.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>NULL/FIT_NO_FUNC</td>
<td></td>
<td>The callback function does not run even when the source occurs.</td>
</tr>
<tr>
<td>p_callback.pcb_error</td>
<td>Pointer to callback function when PCERI interrupt occurs</td>
<td>other than NULL/FIT_NO_FUNC</td>
<td>None</td>
<td>The callback function at the address indicated by the pointer runs when an error interrupt occurs and when an overrun, underrun, vertical line count setting error, or horizontal byte count setting error occurs.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>NULL/FIT_NO_FUNC</td>
<td></td>
<td>The callback function does not run even when the source occurs.</td>
</tr>
</tbody>
</table>
### Return Values

- **PDC_SUCCESS** /* Processing finished successfully. */
- **PDC_ERR_OPENED** /* R_PDC_Open has already been run. */
- **PDC_ERR_INVALID_ARG** /* Parameter values in PDC setting information are invalid. */
- **PDC_ERR_NULL_PTR** /* Argument p_data_cfg is a NULL pointer. */
- **PDC_ERR_LOCK_FUNC** /* The PDC has already been locked by another process. */
- **PDC_ERR_INTERNAL** /* A module internal error was detected. */
- **PDC_ERR_RST_TIMEOUT** /* PDC reset was not canceled even after the specified amount of time elapsed. */

### Properties

The declaration is located in r_pdc_rx_if.h.

### Description

The following processing is performed to initialize the PDC:

- Locks the PDC hardware resource using the r_bsp hardware locking function.
- Cancels PDC module stop state.
- Registers the callback functions to be called when interrupts used by the PDC occur.
- Makes settings for interrupts used by the PDC.
  - Interrupt settings are made for the receive data-ready interrupt (PCDFI), frame-end interrupt (PCFEI), and error interrupt (PCERI).
- Stops PDC receive operation.
  - Sets the PCE bit in PDC control register 1 (PCCR1) to “receive operation disabled.”
- Specifies the clock for parallel data transfer clock output (PCKO).
  - Sets the PCKDIV bits in PDC control register 0 (PCCR0) to specify the clock.
  - Specifies the parallel data transfer clock output (PCKO) setting value according to the value of PDC_CFG_PCKO_DIV in r_pdc_rx_config.h.
- Starts supply of parallel data transfer clock output (PCKO).
  - Sets the PCKOE bit in PDC control register 0 (PCCR0) to “PCKO output enabled.”
- Enables PIXCLK input (PCCR0.PCKE).
  - Sets the PCKE bit in PDC control register 0 (PCCR0) to “PIXCLK input enabled.”
- Resets the PDC (PCCR0.PRST).
  - Starts initialization of the internal state of the PDC and of the PDC reset target registers.
- Makes vertical and horizontal capture range settings (VCR and HCR settings).
- Makes polarity settings for VSYNC and HSYNC signals (VPS and HPS).
- Makes interrupt enable/disable settings (DFIE, FEIE, OVIE, UDRIE, VERIE, and HERIE).
- Makes endianness setting (EDS).

### Example

In the sample code two bytes are used to represent each dot of the image sensor output, so the horizontal dot count for the horizontal capture position and size is set to twice the actual value. The setting value should be modified as necessary to match the output characteristics of the actual image sensor used.
Case 1: Capturing image at VGA (640 x 480) resolution

```c
#include "platform.h"
#include "r_pdc_rx_if.h"

/*
Error code of PDC FIT API */
volatile pdc_return_t       ret_pdc;
/* Setting values of PDC operation */
pdc_data_cfg_t             data_pdc;

/*
Set the value 0 to PCDFI interrupt priority when using DMAC
Set the value 1-15 to PCDFI interrupt priority level when using DTC
*/
data_pdc.priority.pcdfi_level = 0;
/* Set the values 1-15 to GROUPBL0 interrupt priority level */
data_pdc.priority.groupb10_level = 2;
/* PCDFI interrupt request in ICU is enabled */
data_pdc.inticu_req.pcdfi_ien = true;
/* PCFEI interrupt request in ICU is enabled */
data_pdc.inticu_req.pcfei_ien = true;
/* PCERI interrupt request in ICU is enabled */
data_pdc.inticu_req.pceri_ien = true;
/* Generation of receive data ready interrupt requests is enabled */
data_pdc.intpdc_req.dfie_ien = true;
/* Generation of frame end interrupt requests is enabled */
data_pdc.intpdc_req.feie_ien = true;
/* Generation of overrun interrupt requests is enabled */
data_pdc.intpdc_req.ovie_ien = true;
/* Generation of underrun interrupt requests is enabled */
data_pdc.intpdc_req.udrie_ien = true;
/* Generation of vertical line number setting error interrupt requests is enabled */
data_pdc.intpdc_req.verie_ien = true;
/* Generation of horizontal byte number setting error interrupt requests is enabled */
data_pdc.intpdc_req.herie_ien = true;
/* VSYNC signal is active LOW */
data_pdc.vps_select = PDC_VSYNC_SIGNAL_POLARITY_LOW;
/* HSYNC signal is active HIGH */
data_pdc.hps_select = PDC_HSYNC_SIGNAL_POLARITY_HIGH;
/* Capture from 0 pixel of vertical direction */
data_pdc.capture_pos.vst_position = 0;
/* Capture from 0 pixel of horizontal direction */
data_pdc.capture_pos.hst_position = 0;
/* Capture 480 pixels in vertical direction */
data_pdc.capture_size.vsz_size = 480;
/* Capture 640 pixels in horizontal direction */
data_pdc.capture_size.hsz_size = (640 * 2);
/* Pointer to PCDFI interrupt callback function */
data_pdc.p_callback.pcb_receive_data_ready = (void (*)(void *))pcdfi_callback;
/* Pointer to PCFEI interrupt callback function */
data_pdc.p_callback.pcb_frame_end = (void (*)(void *))pcfei_callback;
/* Pointer to PCERI interrupt callback function */
data_pdc.p_callback.pcb_error = (void (*)(void *))pceri_callback;

ret_pdc = R_PDC_Open(&data_pdc);
if (PDC_SUCCESS != ret_pdc)
{
    /* Error processing */
}
```
Case 2: Capturing the lower right quadrant of a VGA (640 × 480) image at QVGA (320 × 240) resolution

```c
#include "platform.h"
#include "r_pdc_rx_if.h"

/* Error code of PDC FIT API */
volatile pdc_return_t      ret_pdc;
/* Setting values of PDC operation */
pdc_data_cfg_t             data_pdc;

/*
Set the value 0 to PCDFI interrupt priority when using DMAC
Set the value 1-15 to PCDFI interrupt priority level when using DTC
*/
data_pdc.priority.pcdfi_level = 0;
/* Set the values 1-15 to GROUPBL0 interrupt priority level */
data_pdc.priority.groupbl0_level = 2;
/* PCDFI interrupt request in ICU is enabled */
data_pdc.inticu_req.pcdfi_ien = true;
/* PCFEI interrupt request in ICU is enabled */
data_pdc.inticu_req.pcfei_ien = true;
/* PCERI interrupt request in ICU is enabled */
data_pdc.inticu_req.pceri_ien = true;
/* Generation of receive data ready interrupt requests is enabled */
data_pdc.intpdc_req.dfie_ien = true;
/* Generation of frame end interrupt requests is enabled */
data_pdc.intpdc_req.feie_ien = true;
/* Generation of overrun interrupt requests is enabled */
data_pdc.intpdc_req.ovie_ien = true;
/* Generation of underrun interrupt requests is enabled */
data_pdc.intpdc_req.udrie_ien = true;
/* Generation of vertical line number setting error interrupt requests is enabled */
data_pdc.intpdc_req.verie_ien = true;
/* Generation of horizontal byte number setting error interrupt requests is enabled */
data_pdc.intpdc_req.herie_ien = true;
/* VSYNC signal is active LOW */
data_pdc.vps_select = PDC_VSYNC_SIGNAL_POLARITY_LOW;
/* HSYNC signal is active HIGH */
data_pdc.hps_select = PDC_HSYNC_SIGNAL_POLARITY_HIGH;
/* Capture from 240 pixel of vertical direction */
data_pdc.capture_pos.vst_position = 240;
/* Capture from 320 pixel of horizontal direction */
data_pdc.capture_pos.hst_position = (320 * 2);
/* Capture 240 pixels in vertical direction */
data_pdc.capture_size.vsz_size = 240;
/* Capture 320 pixels in horizontal direction */
data_pdc.capture_size.hsz_size = (320 * 2);
/* Pointer to PCDFI interrupt callback function */
data_pdc.p_callback.pcb_receive_data_ready = (void (*)(void *)) pcdfi_callback;
/* Pointer to PCFEI interrupt callback function */
data_pdc.p_callback.pcb_frame_end = (void (*)(void *)) pcfei_callback;
/* Pointer to PCERI interrupt callback function */
data_pdc.p_callback.pcb_error = (void (*)(void *)) pceri_callback;

ret_pdc = R_PDC_Open(&data_pdc);
if (PDC_SUCCESS != ret_pdc) {
```
Callback function called when receive data-ready interrupt occurs

```c
#include "platform.h"
#include "r_pdc_rx_if.h"

void pcdfi_callback(void * pdata)
{
    /* Stores the argument for callback function */
    pdc_cb_arg_t    * pdecode;
    pdecode = (pdc_cb_arg_t *)pdata;

    switch(pdecode->event_id)
    {
        case PDC_EVT_ID_DATAREADY:
            /* do something */
            break;

        default:
            break;
    }
}
```

Callback function called when frame-end interrupt occurs and FIFO of the PDC is empty

```c
#include "platform.h"
#include "r_pdc_rx_if.h"

void pcfei_callback(void * pdata)
{
    /* Stores the argument for callback function */
    pdc_cb_arg_t    * pdecode;
    pdecode = (pdc_cb_arg_t *)pdata;

    switch(pdecode->event_id)
    {
        case PDC_EVT_ID_FRAMEEND:
            /* do something */
            break;

        case PDC_EVT_ID_TIMEOUT:
            /* do something */
            break;

        default:
            break;
    }
}
```
Callback function called when error interrupt, overrun error, underrun error, vertical line count setting error, or horizontal byte count setting error occurs

```c
#include "platform.h"
#include "r_pdc_rx_if.h"

void pceri_callback(void * pdata)
{
    pdc_cb_arg_t * pdecode;
    pdecode = (pdc_cb_arg_t *)pdata;

    switch(pdecode->event_id)
    {
        case PDC_EVT_ID_ERROR:
            /* Disable the DTC or DMAC transfer */
            /* Error interrupt processing */
            break;

        case PDC_EVT_ID_OVERRUN:
            /* Overrun error processing */
            break;

        case PDC_EVT_ID_UNDERRUN:
            /* Underrun error processing */
            break;

        case PDC_EVT_ID_VERTICALLINE:
            /* Vertical Line Number Setting Error processing */
            break;

        case PDC_EVT_ID_HORIZONTALBYTE:
            /* Horizontal Byte Number Setting Error processing */
            break;

        default:
            break;
    }
}
```

**Special Notes:**
This API function should be run when the device and the camera module are connected. Running this API function enables PIXCLK input and then resets the PDC, but this is because the reset will not complete if PIXCLK where the camera module output is not input to the device. If the return value PDC_ERR_RST_TIMEOUT is confirmed, check the settings and hardware configuration of the camera module.

An endianness setting is applied within this API function. The endianness setting should be selected to match the corresponding compiler setting. If the compiler endianness setting is little-endian, the PDC endianness setting should be little-endian as well, and if the compiler endianness setting is big-endian, the PDC endianness setting should also be big-endian.

The arguments and return values of the registered callback function should be of type void.
3.2 R_PDC_Close()

Ends operation by the PDC and puts it into the module stop state.

Format

```
pdc_return_t R_PDC_Close(void)
```

Parameters

None

Return Values

- **PDC_SUCCESS** /* Processing finished successfully. */
- **PDC_ERR_NOT_OPEN** /* R_PDC_Open has not been run. */
- **PDC_ERR_ONGOING** /* Operations for reception are ongoing. */

Properties

The declaration is located in r_pdc_rx_if.h.

Description

Performs the following processing to shut down the PDC:

- Disables interrupts (PCFEI, PCERI, and PCDFI) used by the PDC.
- Disables PDC operation.
  - Sets the PCE bit in PDC control register 1 (PCCR1) to “Operations for reception are disabled.”
- Stops supply of parallel data transfer clock output (PCKO).
  - Sets the PCKOE bit in PDC control register 0 (PCCR0) to “PCKO output is disabled (fixed to the high level).”
- Disables pixel clock input from the image sensor.
  - Sets the PCKE bit in PDC control register 0 (PCCR0) to “PIXCLK input is disabled.”
- Stops PDC module.
  - Cancels PDC hardware resource locking using the r_bsp hardware locking function.

Example

```
#include "platform.h"
#include "r_pdc_rx_if.h"

/* Error code of PDC FIT API */
volatile pdc_return_t ret_pdc;

ret_pdc = R_PDC_Close();

if (PDC_SUCCESS != ret_pdc)
{
  /* Error processing */
}
```

Special Notes:

Use this API function after running R_PDC_Open and confirming that the return value is PDC_SUCCESS.

Use this API function during operations for reception are stopped as after frame end has been generated or error detection.
3.3 R_PDC_Control()

This function performs processing according to control codes.

Format

dmac_return_t R_PDC_Control(
    dmac_command_t    command,
    pdc_data_cfg_t      *p_data_cfg,
    pdc_stat_t          *p_stat
)

Parameters

command
  Control code
*p_data_cfg
  Pointer to PDC settings data structure
*p_stat
  Pointer to PDC status structure

The Command Values:

/* Start capturing data from the image sensor (camera module). */
PDC_CMD_CAPTURE_START

/* Change the range data capture from the image sensor (camera module). */
PDC_CMD_CHANGE_POS_AND_SIZE

/* Get PDC status information. */
PDC_CMD_STATUS_GET

/* Clear PDC status information. */
PDC_CMD_STATUS_CLR

/* Reset PDC interrupt settings. */
PDC_CMD_SET_INTERRUPT

/* Disable PDC receive operation. */
PDC_CMD_DISABLE

/* Enable PDC receive operation. */
PDC_CMD_ENABLE

/* Reset the PDC. */
PDC_CMD_RESET

The arguments that are referenced differ according to the specified command.

- PDC_CMD_CAPTURE_START
  - Members of referenced pdc_data_cfg_t structure and their setting values
    None
  - Members of referenced pdc_stat_t structure and their setting values
    None
RX Family

Parallel Data Capture Unit (PDC) Module Using Firmware Integration Technology

- **PDC_CMD_CHANGE_POS_AND_SIZE**
  - Members of referenced pdc_data_cfg_t structure and their setting values
  - Parameters other than those listed below are not referenced, so they do not need to be set before the API is called.

<table>
<thead>
<tr>
<th>Structure Member</th>
<th>Summary</th>
<th>Setting Value</th>
<th>Setting Target Register</th>
<th>Setting Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>vst_position</td>
<td>Vertical capture start line position</td>
<td>12-bit data 0000h to 0FFEh</td>
<td>VCR.VST</td>
<td>Number of the line where capture is to start.</td>
</tr>
<tr>
<td>hst_position</td>
<td>Horizontal capture start byte position</td>
<td>12-bit data 0000h to 0FFBh</td>
<td>HCR.HST</td>
<td>Horizontal position in bytes where capture is to start.</td>
</tr>
<tr>
<td>vsz_size</td>
<td>Vertical capture size</td>
<td>12-bit data 0001h to 0FFFh</td>
<td>VCR.VSZ</td>
<td>Number of lines to be captured.</td>
</tr>
<tr>
<td>hsz_size</td>
<td>Horizontal capture size</td>
<td>12-bit data 0004h to 0FFFh</td>
<td>HCR.HSZ</td>
<td>Number of bytes to be captured horizontally.</td>
</tr>
</tbody>
</table>

- Members of referenced pdc_stat_t structure and their setting values
  - None
- **PDC_CMD_STATUS_GET**
  - Members of referenced `pdc_data_cfg_t` structure and their setting values
    - None
  - Members of referenced `pdc_stat_t` structure and their setting values

<table>
<thead>
<tr>
<th>Structure Member</th>
<th>Summary</th>
<th>Setting Value</th>
<th>Setting Target Register</th>
<th>Setting Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>pcsr_stat.frame_busy</td>
<td>Frame-busy flag</td>
<td>false</td>
<td>PCSR.FBSY</td>
<td>operations for reception are stopped.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>true</td>
<td></td>
<td>operations for reception are ongoing.</td>
</tr>
<tr>
<td>pcsr_stat.fifo_empty</td>
<td>FIFO-empty flag</td>
<td>false</td>
<td>PCSR.FEMPF</td>
<td>FIFO is not empty.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>true</td>
<td></td>
<td>FIFO is empty.</td>
</tr>
<tr>
<td>pcsr_stat.frame_end</td>
<td>Frame-end flag</td>
<td>false</td>
<td>PCSR.FEF</td>
<td>frame end has not been generated.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>true</td>
<td></td>
<td>frame end has been generated.</td>
</tr>
<tr>
<td>pcsr_stat.overrun</td>
<td>Overrun flag</td>
<td>false</td>
<td>PCSR.OVRF</td>
<td>FIFO overrun has not been generated.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>true</td>
<td></td>
<td>FIFO overrun has been generated.</td>
</tr>
<tr>
<td>pcsr_stat.underrun</td>
<td>Underrun flag</td>
<td>false</td>
<td>PCSR.UDRF</td>
<td>underrun has not been generated.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>true</td>
<td></td>
<td>underrun has been generated.</td>
</tr>
<tr>
<td>pcsr_stat.verf_error</td>
<td>Vertical line number setting error flag</td>
<td>false</td>
<td>PCSR.VERF</td>
<td>Vertical line number setting error has not been generated.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>true</td>
<td></td>
<td>Vertical line number setting error has been generated.</td>
</tr>
<tr>
<td>pcsr_stat.herf_error</td>
<td>Horizontal byte number setting error flag</td>
<td>false</td>
<td>PCSR.HERF</td>
<td>Horizontal byte number setting error has not been generated.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>true</td>
<td></td>
<td>Horizontal byte number setting error has been generated.</td>
</tr>
<tr>
<td>pcmnr_stat.vsync</td>
<td>VSYNC signal status flag</td>
<td>false</td>
<td>PCMNR.VSYNC</td>
<td>VSYNC signal is at the low level.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>true</td>
<td></td>
<td>VSYNC signal is at the high level.</td>
</tr>
<tr>
<td>pcmnr_stat.hsync</td>
<td>HSYNC signal status flag</td>
<td>false</td>
<td>PCMNR.HSYNC</td>
<td>HSYNC signal is at the low level.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>true</td>
<td></td>
<td>HSYNC signal is at the high level.</td>
</tr>
</tbody>
</table>
• **PDC_CMD_STATUS_CLR**
  — Members of referenced `pdc_data_cfg_t` structure and their setting values
  
  None
  
  — Members of referenced `pdc_stat_t` structure and their setting values
  
  Parameters other than those listed below are not referenced, so they do not need to be set before the API is called.

<table>
<thead>
<tr>
<th>Structure Member</th>
<th>Summary</th>
<th>Setting Value</th>
<th>Setting Target Register</th>
<th>Setting Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>pcsr_stat.frame_end</td>
<td>Frame-end flag</td>
<td>false</td>
<td>PCSR.FEF</td>
<td>Does nothing.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>true</td>
<td></td>
<td>Clears the frame-end flag.</td>
</tr>
<tr>
<td>pcsr_stat.overrun</td>
<td>Overrun flag</td>
<td>false</td>
<td>PCSR.OVRF</td>
<td>Does nothing.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>true</td>
<td></td>
<td>Clears the overrun flag.</td>
</tr>
<tr>
<td>pcsr_stat.underrun</td>
<td>Underrun flag</td>
<td>false</td>
<td>PCSR.UDRF</td>
<td>Does nothing.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>true</td>
<td></td>
<td>Clears the underrun flag.</td>
</tr>
<tr>
<td>pcsr_stat.verf_error</td>
<td>Vertical line number setting error flag</td>
<td>false</td>
<td>PCSR.VERF</td>
<td>Does nothing.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>true</td>
<td></td>
<td>Clears the vertical line number setting error flag.</td>
</tr>
<tr>
<td>pcsr_stat.herf_error</td>
<td>Horizontal byte number setting error flag</td>
<td>false</td>
<td>PCSR.HERF</td>
<td>Does nothing.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>true</td>
<td></td>
<td>Clears the horizontal byte number setting error flag.</td>
</tr>
</tbody>
</table>

• **PDC_CMD_SET_INTERRUPT**
  — Members of referenced `pdc_data_cfg_t` structure and their setting values
  
  Parameters other than those listed below are not referenced, so they do not need to be set before the API is called.

<table>
<thead>
<tr>
<th>Structure Member</th>
<th>Summary</th>
<th>Setting Value</th>
<th>Setting Target Register</th>
<th>Setting Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>iupd_select</td>
<td>Update target selection</td>
<td>10-bit data</td>
<td>None</td>
<td>The following parameters specify which interrupt settings are updated:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0000h to 03FFh</td>
<td></td>
<td>Bit 0: PCDFI interrupt priority level</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Bit 1: GROUPBL0 interrupt priority level</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Bit 2: PCDFI interrupt enabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Bit 3: PCFEI interrupt enabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Bit 4: PCERI interrupt enabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Bit 5: Receive data-ready interrupt request</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Bit 6: Frame-end interrupt request</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Bit 7: Overrun interrupt request</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Bit 8: Underrun interrupt request</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Bit 9: Vertical line number setting error interrupt request</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Bit 10: Horizontal byte number setting error interrupt request</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Bits 11 to 15: Not used</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0: Do not update setting.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1: Update setting.</td>
</tr>
<tr>
<td>priority.pcdfi_level</td>
<td>PCDFI priority level</td>
<td>8-bit data</td>
<td>ICU.IPR097.IPR</td>
<td>Sets the receive data-ready interrupt (PCDFI) priority level.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>00h to 0Fh</td>
<td></td>
<td>Note: Set bit 0 in iupd_select to 1.</td>
</tr>
<tr>
<td>Structure Member</td>
<td>Summary</td>
<td>Setting Value</td>
<td>Setting Target Register</td>
<td>Setting Description</td>
</tr>
<tr>
<td>------------------</td>
<td>----------------------------------------------</td>
<td>---------------</td>
<td>-------------------------</td>
<td>------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>priority.groupbl0_level</td>
<td>GROUPBL 0 interrupt priority level</td>
<td>8-bit data 00h to 0Fh</td>
<td>ICU.IPR110.IPR</td>
<td>Sets the frame-end interrupt and error interrupt priority level.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Note: Set bit 1 of iupd_select to 1. Setting a value smaller than the current value is invalid.</td>
</tr>
<tr>
<td>inticu_req.pcei_ien</td>
<td>PCFEI interrupt enabled</td>
<td>false</td>
<td>ICU.GRPBL0.E N30</td>
<td>Disables frame-end interrupt (PCFEI) interrupt requests.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Note: Set bit 2 in iupd_select to 1.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>false</td>
<td>ICU.GRPBL0.E N31</td>
<td>Enables frame-end interrupt (PCFEI) interrupt requests.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Note: Set bit 2 in iupd_select to 1.</td>
</tr>
<tr>
<td>inticu_req.pceri_ien</td>
<td>PCERI interrupt enabled</td>
<td>false</td>
<td>ICU.IER0C.IEN1</td>
<td>Disables error interrupt (PCERI) interrupt requests.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Note: Set bit 3 in iupd_select to 1.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>true</td>
<td></td>
<td>Enables error interrupt (PCERI) interrupt requests.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Note: Set bit 3 in iupd_select to 1.</td>
</tr>
<tr>
<td>inticu_req.pcdfi_ien</td>
<td>PCDFI interrupt enabled</td>
<td>false</td>
<td>ICU.IER0C.IEN1</td>
<td>Disables receive data-ready interrupt (PCDFI) interrupt requests.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Note: Set bit 4 in iupd_select to 1.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>true</td>
<td></td>
<td>Enables receive data-ready interrupt (PCDFI) interrupt requests.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Note: Set bit 4 in iupd_select to 1.</td>
</tr>
<tr>
<td>intpdc_req.difie_ien</td>
<td>Receive data-ready interrupt request</td>
<td>false</td>
<td>PCCR0.DFIE</td>
<td>Disables generation of receive data-ready interrupt requests.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Note: Set bit 5 in iupd_select to 1.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>true</td>
<td></td>
<td>Enables generation of receive data-ready interrupt requests.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Note: Set bit 5 in iupd_select to 1.</td>
</tr>
<tr>
<td>intpdc_req.feie_ien</td>
<td>Frame-end interrupt request</td>
<td>false</td>
<td>PCCR0.FEIE</td>
<td>Disables generation of frame-end interrupt requests.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Note: Set bit 6 in iupd_select to 1.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>true</td>
<td></td>
<td>Enables generation of frame-end interrupt requests.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Note: Set bit 6 in iupd_select to 1.</td>
</tr>
<tr>
<td>intpdc_req.ovie_ien</td>
<td>Overrun interrupt request</td>
<td>false</td>
<td>PCCR0.OVIE</td>
<td>Disables generation of overrun interrupt requests.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Note: Set bit 7 in iupd_select to 1.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>true</td>
<td></td>
<td>Enables generation of overrun interrupt requests.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Note: Set bit 7 in iupd_select to 1.</td>
</tr>
<tr>
<td>intpdc_req.udrie_ien</td>
<td>Underrun interrupt request</td>
<td>false</td>
<td>PCCR0.UDRIE</td>
<td>Disables generation of underrun interrupt requests.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Note: Set bit 8 in iupd_select to 1.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>true</td>
<td></td>
<td>Enables generation of underrun interrupt requests.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Note: Set bit 8 in iupd_select to 1.</td>
</tr>
<tr>
<td>intpdc_req.verie_ien</td>
<td>Vertical line number setting error interrupt</td>
<td>false</td>
<td>PCCR0.VERIE</td>
<td>Disables generation of vertical line number setting error interrupt requests.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Note: Set bit 9 in iupd_select to 1.</td>
</tr>
<tr>
<td>Structure Member</td>
<td>Summary</td>
<td>Setting Value</td>
<td>Setting Target Register</td>
<td>Setting Description</td>
</tr>
<tr>
<td>-----------------------</td>
<td>------------------------</td>
<td>---------------</td>
<td>-------------------------</td>
<td>--------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>intpdc_req. herie_ien</td>
<td>Horizontal byte number setting error interrupt request</td>
<td>false</td>
<td>PCCR0.HERIE</td>
<td>Enables generation of horizontal byte number setting error interrupt requests. Note: Set bit 10 in iupd_select to 1.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>true</td>
<td>Enables generation of horizontal byte number setting error interrupt requests. Note: Set bit 10 in iupd_select to 1.</td>
</tr>
</tbody>
</table>

Members of referenced pdc_stat_t structure and their setting values
- None

Members of referenced pdc_data_cfg_t structure and their setting values
- None

Properties
- The declaration is located in r_pdc_rx_if.h.

Description
- **PDC_CMD_DISABLE/PDC_CMD_ENABLE**
  - After reconfiguring interrupt conditions and resetting the PDC, enables PDC receive operation to start data capture.
  - After disabling PDC receive operation, resets the capture start position and capture size.
  - Set the capture position and size in the horizontal direction to match the output characteristics of the image sensor used.

- **PDC_CMD_STATUS_GET**
  - Writes PDC status information to the pointer position indicated by argument p_stat.

- **PDC_CMD_STATUS_CLR**
  - Clears PDC status information indicated by argument p_stat.
< PDC_CMD_SET_INTERRUPT command >
   After disabling PDC receive operation, resets PDC interrupts.

< PDC_CMD_DISABLE command >
   Disables PDC receive operation.

< PDC_CMD_ENABLE command >
   Enables PDC receive operation.

< PDC_CMD_RESET command processing >
   After disabling PDC receive operation, resets the PDC.

Example
In the sample code two bytes are used to represent each dot of the image sensor output, so the horizontal dot count for the horizontal capture position and size is set to twice the actual value. The setting value should be modified as necessary to match the output characteristics of the actual image sensor used.

Case 1: Starting capture operation

```c
#include "platform.h"
#include "r_pdc_rx_if.h"

/* Error code of PDC FIT API */
volatile pdc_return_t    ret_pdc;
/* Unused */
pdc_data_cfg_t           dummy_data;
/* Unused */
pdc_stat_t               dummy_stat;

ret_pdc = R_PDC_Control(PDC_CMD_CAPTURE_START, &dummy_data, &dummy_stat);
if (PDC_SUCCESS != ret_pdc)
{
    /* Error Processing */
}
```
Case 2: Resetting the capture position and size

```c
#include "platform.h"
#include "r_pdc_rx_if.h"

/* Error code of PDC FIT API */
volatile pdc_return_t ret_pdc;
/* Setting values of PDC operation */
pdc_data_cfg_t data_pdc;
/* Unused */
pdc_stat_t dummy_stat;

/* Capture from 0 pixel of vertical direction */
data_pdc.capture_pos.vst_position = 0;
/* Capture from 0 pixel of horizontal direction */
data_pdc.capture_pos.hst_position = 0;
/* Capture 480 pixels in vertical direction */
data_pdc.capture_pos.vsz_size = 480;
/* Capture 640 pixels in horizontal direction */
data_pdc.capture_pos.hsz_size = (640 * 2);

ret_pdc = R_PDC_Control(PDC_CMD_CHANGE_POS_AND_SIZE, &data_pdc, &dummy_stat);
if (PDC_SUCCESS != ret_pdc)
{
    /* Error processing */
}
```

Case 3: Getting the status

```c
#include "platform.h"
#include "r_pdc_rx_if.h"

/* Error code of PDC FIT API */
volatile pdc_return_t ret_pdc;
/* Unused */
pdc_data_cfg_t dummy_data;
/* Status values of PDC operation */
pdc_stat_t stat_pdc;

ret_pdc = R_PDC_Control(PDC_CMD_STATUS_GET, &dummy_data, &stat_pdc);
if (PDC_SUCCESS != ret_pdc)
{
    /* Error processing */
}
```
Case 4: Clearing the status

```c
#include "platform.h"
#include "r_pdc_rx_if.h"

// Error code of PDC FIT API */
volatile pdc_return_t ret_pdc;
/* Unused */
pdc_data_cfg_t dummy_data;
// Status values of PDC operation */
pdc_stat_t stat_pdc;

// Clear Frame Busy Flag */
stat_pdc.pcsr_stat.frame_busy = true;
// Clear FIFO Empty Flag */
stat_pdc.pcsr_stat.fifo_empty = true;
// Clear Frame End Flag */
stat_pdc.pcsr_stat.frame_end = true;
// Clear Overrun Flag */
stat_pdc.pcsr_stat.overrun = true;
// Clear Underrun Flag */
stat_pdc.pcsr_stat.underrun = true;
// Clear Vertical Line Number Setting Error Flag */
stat_pdc.pcsr_stat.verf_error = true;
// Clear Horizontal Byte Number Setting Error Flag */
stat_pdc.pcsr_stat.herf_error = true;

ret_pdc = R_PDC_Control(PDC_CMD_STATUS_CLR, &dummy_data, &stat_pdc);
if (PDC_SUCCESS != ret_pdc)
{
    /* Error processing */
}
Case 5: Resetting the interrupt settings

```c
#include "platform.h"
#include "r_pdc_rx_if.h"

/* Error code of PDC FIT API */
volatile pdc_return_t    ret_pdc;

/* Setting values of PDC operation */
pdc_data_cfg_t           p_data_pdc;

/* Unused */
pdc_stat_t               dummy_stat;

/* Update all of interrupt setting values with the contents of following */
data_pdc.iupd_select = PDC_ALL_INT_UPDATE;

/* PCDFI interrupt priority level is 8 */
data_pdc.priority.pcdfi_level = 8;

/* GROUPBL0 interrupt priority level is 2 */
data_pdc.priority.groupbl0_level = 2;

/* PCDFI interrupt request in ICU is enabled */
data_pdc.inticu_req.pcdfi_ien = true;

/* PCFEI interrupt request in ICU is enabled */
data_pdc.inticu_req.pcfei_ien = true;

/* PCERI interrupt request in ICU is enabled */
data_pdc.inticu_req.pceri_ien = true;

/* Generation of receive data ready interrupt requests is enabled */
data_pdc.intpdc_req.dfie_ien = true;

/* Generation of frame end interrupt requests is enabled */
data_pdc.intpdc_req.feie_ien = true;

/* Generation of overrun interrupt requests is enabled */
data_pdc.intpdc_req.ovie_ien = true;

/* Generation of underrun interrupt requests is enabled */
data_pdc.intpdc_req.udrie_ien = true;

/* Generation of vertical line number setting error interrupt requests is enabled */
data_pdc.intpdc_req.verie_ien = true;

/* Generation of horizontal byte number setting error interrupt requests is enabled */
data_pdc.intpdc_req.herie_ien = true;

ret_pdc = R_PDC_Control(PDC_CMD_SET_INTERRUPT, &data_pdc, &dummy_stat);
if (PDC_SUCCESS != ret_pdc)
{
    /* Error processing */
}
```
Case 6: Disabling PDC receive operation only

```c
#include "platform.h"
#include "r_pdc_rx_if.h"

/* Error code of PDC FIT API */
volatile pdc_return_t    ret_pdc;
/* Unused */
pdc_data_cfg_t           dummy_data;
/* Unused */
pdc_stat_t               dummy_stat;

ret_pdc = R_PDC_Control(PDC_CMD_DISABLE, &dummy_data, &dummy_stat);
if (PDC_SUCCESS != ret_pdc)
{
    /* Error processing */
}
```

Case 7: Enabling PDC receive operation only

```c
#include "platform.h"
#include "r_pdc_rx_if.h"

/* Error code of PDC FIT API */
volatile pdc_return_t    ret_pdc;
/* Unused */
pdc_data_cfg_t           dummy_data;
/* Unused */
pdc_stat_t               dummy_stat;

ret_pdc = R_PDC_Control(PDC_CMD_ENABLE, &dummy_data, &dummy_stat);
if (PDC_SUCCESS != ret_pdc)
{
    /* Error processing */
}
```

Case 8: Resetting the PDC

```c
#include "platform.h"
#include "r_pdc_rx_if.h"

/* Error code of PDC FIT API */
volatile pdc_return_t    ret_pdc;
/* Unused */
pdc_data_cfg_t           dummy_data;
/* Unused */
pdc_stat_t               dummy_stat;

ret_pdc = R_PDC_Control(PDC_CMD_RESET, &dummy_data, &dummy_stat);
if (PDC_SUCCESS != ret_pdc)
{
    /* Error processing */
}
```

Special Notes:

Running this API function when receive operation is in progress will overwrite the PDC registers, thereby causing receive operation to stop. Since running this API function before the frame-end interrupt is
generated stops receive operation, capturing of image data is halted midway. To restart image capture, reset in the DMAC or DTC the pointer to the transfer destination in memory, then use the R_PDC_Control capture start command to restart capturing of image data.

When running R_PDC_Control with the command PDC_CMD_STATUS_CLR as an argument, set the status information to be cleared as “true” and the status information not to be cleared as “false”. If these settings are not made before running R_PDC_Control, status information may be cleared in an unintended manner.

When running R_PDC_Control with the other than command PDC_CMD_STATUS_GET or PDC_CMD_RESET as an argument, use this API function during operations for reception are stopped as after frame end has been generated or error detection.
3.4 R_PDC_GetFifoAddr()

This function gets the FIFO address of the PDC.

**Format**

```c
pdc_return_t R_PDC_GetFifoAddr(
    uint32_t        *p_fifo_addr
)
```

**Parameters**

* `*p_fifo_addr`
  Pointer to PDC FIFO address

**Return Values**

- **PDC_SUCCESS** /* Processing finished successfully. */
- **PDC_ERR_NOT_OPEN** /* R_PDC_Open has not been run. */
- **PDC_ERR_NULL_PTR** /* Argument p_fifo_addr is a NULL pointer. */

**Properties**

The declaration is located in r_pdc_rx_if.h.

**Description**

Stores the address of the PDC receive data register (PCDR) in argument p_fifo_addr.

**Example**

Case 1: Example settings using the DMAC (RX Family DMA controller DMCA control module using Firmware Integration Technology)
```c
#include "platform.h"
#include "r_pdc_rx_if.h"
#include "r_dmaca_rx_if.h"

/* Error code of PDC API */
volatile pdc_return_t ret_pdc;
/* Error code of DMACA FIT API */
volatile dmaca_return_t ret_dmac;
/* Setting values of dmaca_transfer information structure */
dmaca_transfer_data_cfg_t td_cfg;
/* Pointer to FIFO address of PDC */
uint32_t pdc_fifo_address;

/* Set PDC FIFO to DMACA transfer source address */
ret_pdc = R_PDC_GetFifoAddr(&pdc_fifo_address);
if (PDC_SUCCESS == ret_pdc)
{
    td_cfg.p_src_addr = pdc_fifo_address;
}
/* Set PCDFI to DMACA activation source */
    td_cfg.act_source = IR_PDC_PCDFI;

ret_dmac = R_DMACA_Create(DMACA_CH0, &td_cfg);
if (DMACA_SUCCESS != ret_dmac)
{
    /* Error processing */
}
```
#include "platform.h"
#include "r_pdc_rx_if.h"
#include "r_dtc_rx_if.h"

/* Error code of PDC API */
volatile pdc_return_t ret_pdc;
/* Error code of DTC FIT API */
volatile dtc_err_t ret_dtc;
/* Activation source of DTC */
dtc_activation_source_t act_source;
/* Pointer to start address of Transfer data area on RAM */
dtc_transfer_data_t *p_transdata_dtc;
/* Pointer to setting values for transfer data */
dtc_transfer_data_cfg_t *p_data_dtc;
/* Pointer to FIFO address of PDC */
Uint32_t pdc_fifo_address;
/* Number of chain transfer */
uint32_t chain_trans_nr;

/* Set PCDIF to DTC Activation source */
act_source = (dtc_activation_source_t)VECT_PDC_PCDIF;
/* Set PDC FIFO to DTC transfer source address */
ret_pdc = R_PDC_GetFifoAddr(&pdc_fifo_address);
if (PDC_SUCCESS == ret_pdc)
{
    p_data_dtc->source_addr = pdc_fifo_address;
}
/* Set 0 to number of chain transfer */
chain_trans_nr = 0;
ret_dtc = R_DTC_Create(act_source, p_transdata_dtc, p_data_dtc, chain_trans_nr);
if(DTC_SUCCESS != ret_dtc)
{
    /* Error processing */
}

**Special Notes:**
None
3.5 R_PDC_GetVersion()

This function returns the API version number.

Format

```c
uint32_t R_PDC_GetVersion(void)
```

Parameters

None

Return Values

Version number

Properties

The declaration is located in `r_pdc_rx_if.h`.

Description

This function returns the version number of the currently installed PDC FIT module. The version number is encoded. The first two bytes contain the major version number and the last two bytes contain the minor version number. For example, if the version number is 4.25, the return value would be 0x00040019.

Example

```c
#include "platform.h"
#include "r_pdc_rx_if.h"

/* Version number */
uint32_t version;

version = R_PDC_GetVersion();
```

Special Notes:

None
4. Pin Setting

To use the PDC FIT module, assign input/output signals of the peripheral function to pins with the multi-function pin controller (MPC). The pin assignment is referred to as the “Pin Setting” in this document. Please perform the pin setting before calling the R_PDC_Open function.

When performing the Pin Setting in the e² studio, the Pin Setting feature of the FIT Configurator or the Smart Configurator can be used. When using the Pin Setting feature, a source file is generated according to the option selected in the Pin Setting window in the FIT Configurator or the Smart Configurator. Pins are configured by calling the function defined in the source file. Refer to Table 4.1 for details.

Table 4.1 Function Output by the FIT Configurator and Smart Configurator

<table>
<thead>
<tr>
<th>MCU Used</th>
<th>Function to be Output</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>RX64M, RX65N, RX66N, RX71M, RX72M, RX72N</td>
<td>R_PDC_PinSet()</td>
<td>-</td>
</tr>
</tbody>
</table>
5. How to Use

5.1 API Usage Example

In the example presented below, the API is used to activate the DMAC and transfer input image data to the SDRAM. Example operation flowcharts and sample code are shown.

5.1.1 Example Operation Flowcharts

Figure 5.1 Example Operation Flowchart (1)

Figure 5.2 Example Operation Flowchart (2)
6. Appendices

6.1 Operation Confirmation Environment

This section describes operation confirmation environment for the PDC FIT module.

Table 6.1 Operation Confirmation Environment (Rev. 2.01)

<table>
<thead>
<tr>
<th>Item</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>Integrated development environment</td>
<td>Renesas Electronics e² studio Version 6.00.000</td>
</tr>
<tr>
<td>C compiler</td>
<td>Renesas Electronics C/C++ Compiler Package for RX Family V2.07.00</td>
</tr>
<tr>
<td>Compiler option</td>
<td>Compiler option: The following option is added to the default settings of the integrated development environment.</td>
</tr>
<tr>
<td></td>
<td>-lang = C99</td>
</tr>
<tr>
<td>Endian</td>
<td>Big endian/little endian</td>
</tr>
<tr>
<td>Revision of the module</td>
<td>Rev.2.01</td>
</tr>
<tr>
<td>Board used</td>
<td>Renesas Starter Kit+ for RX65N-2MB (product No.: RTK50565N2SxxxBE)</td>
</tr>
</tbody>
</table>

Table 6.2 Operation Confirmation Environment (Rev. 2.02)

<table>
<thead>
<tr>
<th>Item</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>Integrated development environment</td>
<td>Renesas Electronics e² studio Version 7.03.000</td>
</tr>
<tr>
<td>C compiler</td>
<td>Renesas Electronics C/C++ Compiler Package for RX Family V3.01.00</td>
</tr>
<tr>
<td>Compiler option</td>
<td>Compiler option: The following option is added to the default settings of the integrated development environment.</td>
</tr>
<tr>
<td></td>
<td>-lang = C99</td>
</tr>
<tr>
<td>Endian</td>
<td>Big endian/little endian</td>
</tr>
<tr>
<td>Revision of the module</td>
<td>Rev.2.02</td>
</tr>
</tbody>
</table>
### Table 6.3  Operation Confirmation Environment (Rev. 2.03)

<table>
<thead>
<tr>
<th>Item</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>Integrated development</td>
<td>Renesas Electronics e² studio V7.3.0</td>
</tr>
<tr>
<td>environment</td>
<td>IAR Embedded Workbench for Renesas RX 4.10.01</td>
</tr>
<tr>
<td>C compiler</td>
<td>Renesas Electronics C/C++ Compiler Package for RX Family V.3.01.00 GCC for Renesas RX 4.08.04.201803 IAR C/C++ Compiler for Renesas RX version 4.10.01</td>
</tr>
<tr>
<td></td>
<td>Compiler options: The following option is added to the default settings of the integrated development environment. -lang = C99 -std=gnu99 IAR C/C++ Compiler for Renesas RX version 4.10.01 Compiler option: The default settings of the integrated development environment.</td>
</tr>
<tr>
<td>Endian</td>
<td>Big endian/little endian</td>
</tr>
<tr>
<td>Revision of the module</td>
<td>Rev. 2.03</td>
</tr>
<tr>
<td>Board used</td>
<td>Renesas Starter Kit+ for RX64M (product No: RTK500564Mxxxxxx)</td>
</tr>
</tbody>
</table>

### Table 6.4  Operation Confirmation Environment (Rev. 2.04)

<table>
<thead>
<tr>
<th>Item</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>Integrated development</td>
<td>Renesas Electronics e² studio V7.4.0</td>
</tr>
<tr>
<td>environment</td>
<td>IAR Embedded Workbench for Renesas RX 4.12.01</td>
</tr>
<tr>
<td>C compiler</td>
<td>Renesas Electronics C/C++ Compiler Package for RX Family V.3.01.00 GCC for Renesas RX 4.08.04.201902 IAR C/C++ Compiler for Renesas RX version 4.12.01</td>
</tr>
<tr>
<td></td>
<td>Compiler options: The following option is added to the default settings of the integrated development environment. -lang = C99 -std=gnu99 IAR C/C++ Compiler for Renesas RX version 4.12.01 Compiler option: The default settings of the integrated development environment.</td>
</tr>
<tr>
<td>Endian</td>
<td>Big endian/little endian</td>
</tr>
<tr>
<td>Revision of the module</td>
<td>Rev. 2.04</td>
</tr>
<tr>
<td>Board used</td>
<td>Renesas Starter Kit+ for RX72M (product No: RTK5572Mxxxxxx)</td>
</tr>
</tbody>
</table>
### Table 6.5 Operation Confirmation Environment (Rev. 2.05)

<table>
<thead>
<tr>
<th>Item</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>Integrated development environment</td>
<td>Renesas Electronics e² studio V7.4.0</td>
</tr>
<tr>
<td></td>
<td>IAR Embedded Workbench for Renesas RX 4.12.01</td>
</tr>
<tr>
<td>C compiler</td>
<td>Renesas Electronics C/C++ Compiler Package for RX Family V.3.01.00</td>
</tr>
<tr>
<td></td>
<td>Compiler option: The following option is added to the default settings</td>
</tr>
<tr>
<td></td>
<td>of the integrated development environment.</td>
</tr>
<tr>
<td></td>
<td>-lang = C99</td>
</tr>
<tr>
<td></td>
<td>GCC for Renesas RX 4.08.04.201902</td>
</tr>
<tr>
<td></td>
<td>Compiler option: The following option is added to the default settings</td>
</tr>
<tr>
<td></td>
<td>of the integrated development environment.</td>
</tr>
<tr>
<td></td>
<td>-std=gnu99</td>
</tr>
<tr>
<td></td>
<td>IAR C/C++ Compiler for Renesas RX version 4.12.01</td>
</tr>
<tr>
<td></td>
<td>Compiler option: The default settings of the integrated development</td>
</tr>
<tr>
<td></td>
<td>environment.</td>
</tr>
<tr>
<td>Endian</td>
<td>Big endian/little endian</td>
</tr>
<tr>
<td>Revision of the module</td>
<td>Rev.2.05</td>
</tr>
<tr>
<td>Board used</td>
<td>Renesas Starter Kit+ for RX72N (product No: RTK5572Nxxxxxxxxxxxxxxx)</td>
</tr>
</tbody>
</table>

### Table 6.6 Operation Confirmation Environment (Rev. 2.06)

<table>
<thead>
<tr>
<th>Item</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>Integrated development environment</td>
<td>Renesas Electronics e² studio Version 2021-10</td>
</tr>
<tr>
<td></td>
<td>IAR Embedded Workbench for Renesas RX 4.20.1</td>
</tr>
<tr>
<td>C compiler</td>
<td>Renesas Electronics C/C++ Compiler Package for RX Family V.3.03.00</td>
</tr>
<tr>
<td></td>
<td>Compiler option: The following option is added to the default settings</td>
</tr>
<tr>
<td></td>
<td>of the integrated development environment.</td>
</tr>
<tr>
<td></td>
<td>-lang = C99</td>
</tr>
<tr>
<td></td>
<td>GCC for Renesas RX 8.3.0.202102</td>
</tr>
<tr>
<td></td>
<td>Compiler option: The following option is added to the default settings</td>
</tr>
<tr>
<td></td>
<td>of the integrated development environment.</td>
</tr>
<tr>
<td></td>
<td>-std=gnu99</td>
</tr>
<tr>
<td></td>
<td>IAR C/C++ Compiler for Renesas RX version 4.20.1</td>
</tr>
<tr>
<td></td>
<td>Compiler option: The default settings of the integrated development</td>
</tr>
<tr>
<td></td>
<td>environment.</td>
</tr>
<tr>
<td>Endian</td>
<td>Big endian/little endian</td>
</tr>
<tr>
<td>Revision of the module</td>
<td>Rev.2.06</td>
</tr>
<tr>
<td>Board used</td>
<td>Renesas Starter Kit+ for RX65N-2MB (product No: RTK50565Nxxxxxxxxxxxx)</td>
</tr>
</tbody>
</table>
6.2 Troubleshooting

(1) Q: I have added the FIT module to the project and built it. Then I got the error: Could not open source file “platform.h”.
A: The FIT module may not be added to the project properly. Check if the method for adding FIT modules is correct with the following documents:

- Using CS+:
  Application note “Adding Firmware Integration Technology Modules to CS+ Projects (R01AN1826)”
- Using e² studio:
  Application note “Adding Firmware Integration Technology Modules to Projects (R01AN1723)”

When using a FIT module, the board support package FIT module (BSP module) must also be added to the project. Refer to the application note “Board Support Package Module Using Firmware Integration Technology (R01AN1685)”.

(2) Q: I have added the FIT module to the project and built it. Then I got the error: This MCU is not supported by the current r_pdc_rx module.
A: The FIT module you added may not support the target device chosen in your project. Check the supported devices of added FIT modules.

(3) Q: I have added the FIT module to the project and built it. Then I got an error for when the configuration setting is wrong.
A: The setting in the file “r_pdc_rx_config.h” may be wrong. Check the file “r_pdc_rx_config.h”. If there is a wrong setting, set the correct value for that. Refer to 2.7 Compile Settings for details.

(4) Q: PDC reset was not canceled even after the specified amount of time elapsed.
A: The pin setting may not be performed correctly. When using this FIT module, the pin setting must be performed. Refer to 4 Pin Setting for details.
## Revision History

<table>
<thead>
<tr>
<th>Rev.</th>
<th>Date</th>
<th>Description</th>
<th>Page</th>
<th>Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.00</td>
<td>Oct. 1, 2016</td>
<td>First edition issued</td>
<td>—</td>
<td></td>
</tr>
<tr>
<td>2.01</td>
<td>Oct. 2, 2017</td>
<td>Supported RX65N-2MB version.</td>
<td>—</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>2.4, Interrupt Vector, added</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>12.12, Adding the FIT Module to Your Project, amended</td>
<td>12</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Special Notes in 3.1, R_PDC_Open(), amended</td>
<td>19</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>4, Pin Setting, amended</td>
<td>37</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>6.1, Operation Confirmation Environment, added</td>
<td>39</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>6.2, Troubleshooting, added</td>
<td>39</td>
<td></td>
</tr>
<tr>
<td>2.02</td>
<td>Feb. 1, 2019</td>
<td>Table 6.2 Operation Confirmation Environment (Rev. 2.02), added</td>
<td>39</td>
<td>Changes associated with functions:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Added support setting function of configuration option Using GUI on Smart Configurator.</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Added a setting file to support configuration option setting function by GUI.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2.03</td>
<td>May. 20, 2019</td>
<td>Update the following compilers</td>
<td>—</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>GCC for Renesas RX</td>
<td>1</td>
<td>Deleted R01AN1723, R01AN1826, R20AN0451 from Related Documents.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>IAR C/C++ Compiler for Renesas RX</td>
<td>1</td>
<td>Added Target Compilers.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Added revision of dependent r_bsp module in 2.2 Software Requirements.</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>2.8 Code Size, amended</td>
<td>6</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Table 6.3 Operation Confirmation Environment (Ver. 2.03), added</td>
<td>40</td>
<td></td>
</tr>
<tr>
<td>2.04</td>
<td>Jul. 30, 2019</td>
<td>Supported RX72M version.</td>
<td>—</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Deleted R01AN1833 from Related Documents.</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Table 2.1 Interrupt Vector Used in the PDC FIT Module, amended</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>2.8 Code Size, amended</td>
<td>6</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>2.13 “for”, “while” and “do while” statements, added</td>
<td>13</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Delete “Reentrant” item on the API description page.</td>
<td>14-37</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Table 4.1 Function Output by the FIT Configurator and Smart Configurator, amended</td>
<td>38</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Table 6.4 Operation Confirmation Environment (Ver. 2.04), added</td>
<td>41</td>
<td></td>
</tr>
<tr>
<td>2.05</td>
<td>Nov. 22, 2019</td>
<td>Supported RX66N and RX72N versions.</td>
<td>—</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Table 2.1 Interrupt Vector Used in the PDC FIT Module, amended</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>2.8 Code Size, amended</td>
<td>6</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Table 4.1 Function Output by the FIT Configurator and Smart Configurator, amended</td>
<td>38</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Table 6.5 Operation Confirmation Environment (Ver. 2.05), added</td>
<td>42</td>
<td></td>
</tr>
<tr>
<td>2.06</td>
<td>Jan. 07, 2022</td>
<td>Program The module is updated to fix the software issue.</td>
<td></td>
<td>Description;</td>
</tr>
</tbody>
</table>

Program
When an R_PDC_Close function is called during operations for reception or continued reception, the processing of the R_PDC_Close function may not end.

**Conditions:**
When you start data capture by calling an R_PDC_Control function, and then call an R_PDC_Close function during the operations for reception or continued reception before the data capture is stopped by a frame end interrupt or error interrupt.

**Corrective action:**
Please use the Parallel Data Capture Unit FIT module Rev2.06.
The following function is changed by this correction.

R_PDC_Close function

<table>
<thead>
<tr>
<th>Corresponding Tool News number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>R20TS0674</td>
<td>2.8 Code Size, amended.</td>
</tr>
<tr>
<td></td>
<td>2.10 Return Values, PDC_ERR_ONGOING added.</td>
</tr>
<tr>
<td></td>
<td>Special Notes and Return Values in 3.2, R_PDC_Close(), amended.</td>
</tr>
<tr>
<td></td>
<td>Special Notes and Return Values in 3.3, R_PDC_Control(), amended.</td>
</tr>
<tr>
<td>Table 6.6</td>
<td>Operation Confirmation Environment (Ver. 2.06), added.</td>
</tr>
</tbody>
</table>
General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Handling of Unused Pins
   Handle unused pins in accordance with the directions given under Handling of Unused Pins in the manual.

   — The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on
   The state of the product is undefined at the moment when power is supplied.

   — The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

   In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

   In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses
   Access to reserved addresses is prohibited.

   — The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals
   After applying a reset, only release the reset line after the operating clock signal has become stable.

   When switching the clock signal during program execution, wait until the target clock signal has stabilized.

   — When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal.

   Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products
   Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

   — The characteristics of Microprocessing unit or Microcontroller unit products in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.
1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.

2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other disputes involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawing, chart, program, algorithm, application examples.

3. No licenses, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

4. You shall not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics products.

5. Renesas Electronics products are classified according to the following two quality grades: “Standard” and “High Quality”. The intended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below.

- “Standard”: Computers, office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.
- “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

6. When using the Renesas Electronics products, refer to the latest product information (data sheets, user’s manuals, application notes), “General Notes for Handling and Using Semiconductor Devices” in the reliability handbook, etc.; and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat radiation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions or failure or accident arising out of the use of Renesas Electronics products beyond such specified ranges.

7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please ensure to implement safety measures to guard them against the possibility of bodily injury, injury or damage caused by fire, and social damage in the event of failure or malfunction of Renesas Electronics products, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures by your own responsibility as warranty for your products/system. Because the evaluation of microcomputer software alone is very difficult and not practical, please evaluate the safety of the final products or systems manufactured by you.

8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please investigate applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive carefully and sufficiently and use Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for any losses or damages arising as a result of your noncompliance with applicable laws and regulations.

9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall not use Renesas Electronics products or technologies for (1) any purpose related to the development, design, manufacture, use, stocking, etc., of weapons of mass destruction, such as nuclear weapons, chemical weapons, or biological weapons, or missiles (including unmanned aerial vehicles (UAVs)) for delivering such weapons, (2) any purpose relating to the development, design, manufacture, or use of conventional weapons, or (3) any other purpose of disturbing international peace and security, and you shall not sell, export, lease, transfer, or release Renesas Electronics products or technologies to any third party whether directly or indirectly with knowledge or reason to know that the third party or any other party will engage in the activities described above. When exporting, selling, transferring etc. Renesas Electronics products or technologies, you shall comply with any applicable export control laws and regulations promulgated and administered by the governments of the countries asserting jurisdiction over the parties or transactions.

10. Please acknowledge and agree that you shall bear all the losses and damages which are incurred from the misuse or violation of the terms and conditions described in this document, including this notice, and hold Renesas Electronics harmless, if such misuse or violation results from your resale or making Renesas Electronics products available any third party.

11. This document shall not be reproduced, reprinted or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.

12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product” means any product developed or manufactured by or for Renesas Electronics.

© 2017 Renesas Electronics Corporation. All rights reserved.