

This application note describes the power dissipation and junction temperature calculation for LVCMOS clock buffers with series termination and parallel termination. ICS8701 is used as an example to describe the calculations. A similar approach can be used for calculating the power dissipation and junction temperature for other clock buffers with LVCMOS drivers.

LVCMOS Power Dissipation for Serial Termination

The total power dissipation ***Pd_total*** is composed of Static Power Dissipation ***Pd_static*** and Dynamic Power Dissipation ***Pd_dynamic***.

$$Pd_total = Pd_static + Pd_dynamic$$

Where

Pd_static is static power dissipation under DC conditions

Pd_dynamic is dynamic power dissipation due to clocking.

Static Power Dissipation

Static power dissipation is the power dissipation when the part is not switching. There are two sections in the ICS8701 circuitry, core and output driver. The core circuitry draws current I_{DDI} from the V_{DD} supply. The output driver circuitry draws current I_{DDO} from the V_{DDO} Supply.

The static power dissipation ***Pd_static*** is composed of Core static power dissipation, ***Pd_core_static*** and output driver static power dissipation, ***Pd_drive_static***

$$Pd_static = Pd_core_static + Pd_drive_static$$

Where

$$Pd_core_static = I_{DDI} * V_{DD}$$

$$Pd_drive_static = I_{DDO} * V_{DDO}$$

Since the supply current I_{DD} data provided in the data sheet is the sum of I_{DDI} and I_{DDO}

$$I_{DD} = I_{DDI} + I_{DDO}$$

For $V_{DD} = V_{DDO}$, the total static power can be calculated as

$$Pd_static = V_{DD} * I_{DD}$$

Dynamic Power Dissipation

Dynamic power dissipation ***Pd_dynamic*** is composed of ***Pd_drive_dynamic*** and ***Pd_Rout***. For ICS8701, frequency has a very small effect on the core supply current I_{DDI} . To simplify the calculation, using the worst case I_{DDI} in the static power dissipation covers the core dynamic power dissipation. The dynamic core power dissipation is not required to be included in this section. Serial termination scheme is used as an example to calculate the dynamic power dissipation.

$$Pd_dynamic = Pd_drive_dynamic + Pd_Rout$$

Pd_output_dynamic is the power dissipation within the output driver circuitry and can be calculated as

$$Pd_drive_dynamic = Cpd * (V_{DDO})^2 * F * N_out$$

Where

Cpd is Power dissipation capacitor per output

F is driver clock frequency

N_out is total number of outputs enable. For 8701, *N_out* = 20

V_{DDO} is output power supply voltage.

Pd_Rout is power dissipation on the output impedance due to loading condition. For series termination as shown in Figure 1, the output current will hold the peak current for a short period of time. The duration depends on the time delay of the transmission line *T_d*.




Figure 1 LVC MOS output Series Termination

Figure 2 shows the timing diagram for the load current, related voltages on each point, and the power dissipation on *R_o*. For *T_d* < 1/4 *T*, (where *T* is clock period), during each clock period, the load current will hold the peak load current *I_load_peak* for a duration of 2x*T_d* for PMOS ON, NMOS OFF and additional 2x*T_d* for PMOS OFF and NMOS ON. Calculating the power dissipation on the clock buffer chip due to the load current should not include the power dissipation on the loading. This element should only include power dissipation on the output resistor *R_o*.

$$Pd_Rout = [I_load_peak]^2 * R_o * 2 * (2 * Td / T) * N_load$$




Figure 2 Time Diagram for Voltage, Load Current and Power Dissipation on Rout

For series termination, $R_O + R_S = Z_O$, the peak load current is

$$I_{load_peak} = V_{DDO} / (2 * Z_O)$$

The peak power dissipation on R_O is

$$Pd_peak = (I_{load_peak})^2 * R_O$$

The peak power Pd_peak will hold for $4 * Td$ per clock period. Therefore the total average power dissipation for all N_load is

$$Pd_Rout = [V_{DDO} / (2 * Z_O)]^2 * R_O * (4 * Td / T) * N_load$$

Where

T_d is the time delay for the transmission line

T is clock period

Z_o is characteristic impedance of the transmission line.

N_load is number of output being loaded with series termination

Summary

Power Dissipation

To calculate Power Dissipation for series terminations

$$\begin{aligned} Pd_total &= Pd_static + Pd_dynamic \\ &= Pd_core_static + Pd_drive_static + Pd_drive_dynamic + Pd_Rout \end{aligned}$$

Where,

$$Pd_core_static = I_{DD} * V_{DD}$$

$$Pd_drive_static = I_{DDO} * V_{DDO}$$

$$Pd_drive_dynamic = Cpd * F * (V_{DDO})^2 * N_out$$

For transmission line delay T_d less than $\frac{1}{4} T$, clock time period

$$Pd_Rout = [V_{DDO}/(2*Z_o)]^2 * R_o * 2 * (2*Td/T) * N_load$$

Junction Temperature

Junction temperature, T_j , is the temperature at the junction of the bond wire and bond pads and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125 °C

$$T_j = T_A + \theta_{AJ} * P_Total$$

Where,

T_A is ambient temperature

θ_{AJ} is thermo resistance

Example:

For ICS8701 with series termination,

All outputs enabled and loaded with one to one series termination.

$Z_o = 50$ Ohm, $T_d = 1$ nsec,

Clock frequency, $F = 100$ MHz (or time period, $T=10$ nsec)

$$R_s = Z_o - R_o = 50 \text{ Ohm} - 7 \text{ Ohm} = 43 \text{ Ohm}$$

$$V_{DDmax} = V_{DDOmax} = 3.465V$$

To calculate maximum static power dissipation, the power supply current I_{DD} given in the data sheet is combination of core power current I_{DDI} and driver power current I_{DDO}

$$\begin{aligned} P_{\text{core_static_max}} &= V_{DD\text{max}} * I_{DD\text{max}} \\ &= 3.465\text{V} * 95\text{mA} \\ &= 329.2\text{mW} \end{aligned}$$

The core static power and the driver static power can be calculated separately using I_{DDI} and I_{DDO} . The I_{DD_max} current can be split to $I_{DDI_max} = 50 \text{ mA}$, $I_{DDO_max} = 45\text{mA}$

$$\begin{aligned} P_{\text{core_static_max}} &= I_{DD} * V_{DD} = 50 \text{ mA} * 3.465\text{V} = 173.3 \text{ mW} \\ P_{\text{drive_static_max}} &= I_{DDO} * V_{DDO} = 45\text{mA} * 3.465\text{V} = 155.9 \text{ mW} \\ P_{\text{static}} &= P_{\text{core_static_max}} + P_{\text{drive_static_max}} = 329.2 \text{ mW} \end{aligned}$$

Dynamic power dissipation

$$\begin{aligned} C_{pd_max} &= 15\text{pF} \\ P_{d_dynamic_max} &= C_{pd_max} * F_{clk} * (V_{DDO_max})^2 * N_{out} \\ &= 15 \text{ pF} * 100\text{MHz} * (3.465\text{V})^2 * 20 \\ &= 360 \text{ mW} \end{aligned}$$

$$\begin{aligned} P_{d_Rout} &= [V_{DDO}/(2*Z_O)]^2 * R_O * 2 * (2*T_d/T) * N_{load} \\ &= [3.465\text{V}/(2*50 \text{ Ohm})]^2 * 7 * 2 * (2 * 1\text{nsec}/10\text{nsec}) * 20 \\ &= 67.2 \text{ mW} \end{aligned}$$

$$P_{d_total} = 756.4 \text{ mW}$$

Junction Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{AJ} must be used. Assuming a moderate airflow of 200 linear feet per minute and a multi-layer board, the appropriate value for ICS8701 is 42.1 °C/W shown in the data sheet. The T_j for an ambient temperature of $T_A = 70 \text{ °C}$ for this example is

$$\begin{aligned} T_j &= T_A + P_{Total} * \theta_{AJ} \\ &= 70 \text{ °C} + 0.756 \text{ W} * 42.1 \text{ °C/W} \\ &= 101.8 \text{ °C} \end{aligned}$$

T_j should be kept below 125 °C.

Figure 3 and Figure 4 show charts of the power dissipation and junction temperature for ICS8701 under the following environment:

Transmission line delay $T_d = 1\text{ns}$
 $V_{DD} = 3.465\text{V}$
 $V_{DDO} = 3.465\text{V}$
 $Z_O = 50 \text{ Ohm}$
 $R_S = 43 \text{ Ohm}$




Figure 3 ICS8701 Power Dissipation for Series Termination vs Clock Frequency




Figure 4 Junction Temperature vs Clock Frequency

LVC MOS Power Dissipation for Parallel Termination

Figure 5 shows a parallel termination that configure for characterization. In actual application, the Figure 6 is an equivalent termination of the Figure 5. Both circuit and have equal result of power dissipation on the buffer. This section, Figure 5 is used for calculation.




Figure 5 LVC MOS Driver Standard Parallel Termination




Figure 6 LVC MOS Driver Equivalent Parallel Termination

To calculate Power Dissipation for parallel terminations

$$\begin{aligned}
 Pd_{total} &= Pd_{static} + Pd_{dynamic} \\
 &= Pd_{core_static} + Pd_{drive_static} + Pd_{drive_dynamic} + Pd_{Rout}
 \end{aligned}$$

The Pd_{core_static} , Pd_{drive_static} and $Pd_{drive_dynamic}$ are same as the results obtained from serial termination.

Pd_{Rout} is power dissipation on the output impedance due to loading condition. For parallel matched load termination with characteristic impedance Z_O , the driver “sees” the loading impedance of Z_O . The power **Pd_{Rout}** dissipates at PMOS when the output is logic high, and the power dissipated at NMOS when the output is logic low.

$$Pd_{Rout} = [(V_{DDO}/2)/(R_{out}+Z_O)]^2 * R_O * N_{load}$$

Where

R_O is output impedance the LVCMOS driver.

Z_O is characteristic impedance of the transmission line.

N_{load} is number of output being loaded with series termination

To calculate **Pd_{Rout}** for Parallel termination

$$\begin{aligned} Pd_{Rout} &= [(V_{DDO}/2)/(R_{out} + Z_O)]^2 * R_O * N_{load} \\ &= [(3.465V/2)/(7 \text{ Ohm} + 50 \text{ Ohm})]^2 * 7 * 20 \\ &= 129.3 \text{ mW} \end{aligned}$$

For frequency $F=100\text{MHz}$, the total power dissipation is

$$\begin{aligned} Pd_{total} &= Pd_{static} + Pd_{dynamic} + Pd_{out} \\ &= 329.2 \text{ mW} + 360 \text{ mW} + 129.3 \text{ mW} \\ &= 818.5 \text{ mW} \end{aligned}$$

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{AJ} must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value for ICS8701 is 42.1 °C/W shown in the data sheet. The T_j for an ambient temperature of $T_A = 70 \text{ °C}$ for this example is

$$\begin{aligned} T_j &= T_A + P_{Total} * \theta_{AJ} \\ &= 70 \text{ °C} + 0.819 \text{ W} * 42.1 \text{ °C/W} \\ &= 104.4 \text{ °C} \end{aligned}$$

T_j should be kept below 125 °C.

Figure 7 and Figure 8 show charts of the power dissipation and junction temperature for ICS8701 under the following environment:

$V_{DD} = 3.465\text{V}$
 $V_{DDO} = 3.465\text{V}$
 $Z_O = 50 \text{ Ohm}$
 $R1 = 50 \text{ Ohm}$




Figure 5 ICS8701 Power Dissipation for Parallel Termination vs Clock Frequency




Figure 6 Junction Temperature for Parallel Termination vs Clock Frequency

Written By: Ming Lim
 Any comments, please send e-mail to ming@icst.com

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.