

The ICS307-03 demo board provides a way to quickly evaluate the performance of this serially programmable clock generator. The demo board can be connected to the parallel port of a PC for programming the ICS307-03 using the VersaClock™ II Programmer software (<http://search.icst.com/software>).

Jumpers

The jumper for PD provides a direct connection to GND when closed. Leave the jumper open for normal operation. There is an internal pull-up on the PD pin. A small wire or 0 ohm chip resistor can also be used as a jumper.

Output Termination

Resistors R1, R2, and R3 are 33 ohm series termination resistors on the clock outputs. A discrete capacitor can be placed on the bottom side of the board at the CLKx test points (a GND is near the test point of each output) to simulate the capacitive loading of the driver on a system board.

External Clock and Crystal Tuning

There are two ways to provide a source clock to the ICS307-03, one is from an external reference clock and the second is from a crystal. The SMA connector is for the use of an external reference clock i.e. pulse generator. Jumper the SMA trace pad to the trace pad side of C9 going to X1 of ICS307-03 (bottom side of the board). Leave X2 unconnected with no capacitors on C8. A 49.9 ohm chip resistor can be placed at C9 for termination.

If using a parallel resonant crystal, leave the SMA trace pad open. C8 and C9 are for the crystal load capacitors, if needed. Crystals with a load capacitance of 12 pF does not require any external load capacitors on C8 and C9. For crystals with a specified load capacitance greater than 12 pF, external load capacitors will be required for an accurate frequency output on C8 and C9. The values of the external load capacitors are based on the formula:

$$C8, C9 = (CL - 12) * 2$$


where CL is the specified crystal load capacitance in pF.


Decoupling

Each VDD has a 0.01 μ F decoupling capacitor to GND.

Programming

The ICS307-03 demo board has a 26-pin header that can be connected to the parallel port of a PC when using the VersaClock™ II software for programming. Pins 2, 3, and 4 on the header are used as DIN, SCLK, and CS, respectively. The three signals are buffered through an LVX08 to the ICS307-03.





IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.