## Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

#### Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for written consent of Renesas Electronics. Further, you may not use any Renesas Electronics shall not be in any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics atta abooks, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU ROHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.





# 16 HI SeriesOS

**Application Note** 

Renesas Microcomputer Development Environment System

Renesas Electronics www.renesas-electoronics.com

Rev.3.00 2005.01

Rev. 3.00 Jan. 12, 2005 Page ii of xx



#### Keep safety first in your circuit designs!

 Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any thirdparty's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



# Preface

The HI series OS (operating system) is a machine-installed realtime multitasking OS manufactured by Renesas Technology Corp. based on the  $\mu$ ITRON specifications.

This application note is targeted towards the following engineers.

Targeted Engineers	Requirements
Engineers who understand the ITRON specifications	Must know the terms used in the ITRON specifications
Engineers who understand the outline of the HI series OS	Must understand the functions provided by the HI-series OS
Engineers who plan to develop systems using the HI series OS	Must have programming experience in assembly language and C language and understand written programs

This application note gives supplementary information about the development of applications using the HI series OS and answers questions frequently asked by users of the HI series OS.

## **Application Note Structure:**

This application note contains the following four sections:

Section	Contents
Section 1 Functions of the HI series OS	Describes the functions and objects of the HI series OS and answers related FAQs.
Section 2 Creation of application programs	Describes creation of application programs using the HI series OS and answers related FAQs.
Section 3 Configuration	Describes configuration of the HI series OS and answers related FAQs.
Section 4 Device-dependent specifications	Answers FAQs related to the device-dependent specifications of the HI series OS.
Section 5 Debugging	Describes debugging of application programs using the HI series OS and answers related FAQs.

For details of each OS in the HI series, refer also to the user's manual of the OS to fully understand it.

RENESAS

Rev. 3.00 Jan. 12, 2005 Page iv of xx

## **Related Manuals:**

Please read also the following manuals related to this application note.

- User's manual of the HI series OS used
- Hardware manual and programming manual of the microcomputer used
- User's manual of the cross compiler used
- High-performance Embedded Workshop (HEW) User's Manual

## Terms and Symbols Used in this Application Note

Term or Symbol	Description
H' and D'	"H" is a prefix for a hexadecimal value and "D" is for decimal. A value without a prefix is a decimal value.
Copy-back	A caching method used in the SH-4 series microcomputer. In the SH-3 and SH3-DSP series microcomputers, the equivalent method is called "write-back", but both are collectively called "copy-back" in this application note.

### **Descriptions of Product Names**

Product Name	Description
HI7000/4	OS based on the $\mu ITRON4.0$ specifications for the SH-1, SH-2, and SH2-DSP series microcomputers manufactured by Renesas Technology Corp.
HI7700/4	OS based on the $\mu$ ITRON4.0 specifications for the SH-3, SH3-DSP, and SH4AL-DSP series microcomputers manufactured by Renesas Technology Corp.
HI7750/4	OS based on the $\mu ITRON4.0$ specifications for the SH-4 and SH-4A series microcomputers manufactured by Renesas Technology Corp.
HI7000/4 series	Collective name for HI7000/4, HI7700/4, and HI7750/4.
HI2000/3	OS based on the $\mu$ ITRON3.0 specifications for the H8S family microcomputers manufactured by Renesas Technology Corp.
HI1000/4	OS based on the $\mu$ ITRON4.0 specifications for the H8SX family microcomputers manufactured by Renesas Technology Corp.
HEW	Abbreviation of High-performance Embedded Workshop, an integrated system development environment manufactured by Renesas Technology Corp.



## µITRON Specifications Referred to in this Application Note

This application note uses the terms of the  $\mu$ ITRON4.0 specifications. When using the OS based on the  $\mu$ ITRON3.0 specifications, note the following differences in terms.

Term	Description
Service call	A term used in the $\mu$ ITRON4.0 specifications. In the $\mu$ ITRON3.0 specifications, the equivalent is called a "system call", but both are collectively called a "service call" in this application note.
Task context	Name of a system state in the $\mu$ ITRON4.0 specifications. The name depends on the version of the $\mu$ ITRON specifications (for example, it is called task portion in the $\mu$ ITRON3.0 specifications), but all are collectively called "task context" in this application note.
Non-task context	Name of a system state in the $\mu$ ITRON4.0 specifications. The name depends on the version of the $\mu$ ITRON specifications (for example, it is called non-task portion or task-independent portion in the $\mu$ ITRON3.0 specifications), but all are collectively called "non-task context" in this application note.
Interrupt mask bits	Collective name for all interrupt mask bits in the status register (SR) of the SuperH <sup>™</sup> family microcomputers and in the condition code register (CCR) and extended register (EXR) of the H8S family microcomputers and H8SX family microcomputers.
Object	Targets to be manipulated by service calls are collectively called "objects"; these include tasks, semaphores, event flags, mailboxes, message buffers, fixed-length memory pools, variable-length memory pools, cyclic handlers, alarm handlers, and overrun handlers.
Cyclic handler	An object in the $\mu$ ITRON4.0 specifications. In the $\mu$ ITRON3.0 specifications, the equivalent object is called a "cyclic start handler", but both are collectively called a "cyclic handler" in this application note.
Initialization routine	A term used in the $\mu$ ITRON4.0 specifications. In the $\mu$ ITRON3.0 specifications, the equivalent is called a "system initialization handler", but both are collectively called an "initialization routine" in this application note.



## **FAQ Description Format:**

This application note answers FAQs in the following format:





Rev. 3.00 Jan. 12, 2005 Page viii of xx



# Contents

Secti	on 1 F	unctions of the HI Series OS	1
1.1	System	State	1
	1.1.1	FAQs about System State	4
1.2	Objects	5	8
	1.2.1	What Is an Object?	8
	1.2.2	ID Assignment	8
	1.2.3	FAQs about Objects	9
1.3	Service	Call Parameter Check	13
	1.3.1	Installation in HI7000/4 Series	14
	1.3.2	Installation in HI2000/3 and HI1000/4	15
	1.3.3	FAQ about Service Call Parameter Check	21
1.4	Tasks		23
	1.4.1	Tasks and Functions	23
	1.4.2	Task Initiation	25
	1.4.3	Task Stacks	26
	1.4.4	CPU Allocation to Tasks	29
	1.4.5	Polling	35
	1.4.6	FAQs about Tasks	39
1.5	Interru	pts	53
	1.5.1	Processing before Handler Initiation after Interrupt Occurrence	53
	1.5.2	Kernel Interrupt Mask Level	56
	1.5.3	Notes When Using an H8S or H8SX Family Microcomputer	57
	1.5.4	Notes on Interrupt Handler Creation	60
	1.5.5	FAQs about Interrupts	61
1.6	Event I	Flags	76
	1.6.1	Specification of Event Flag Clearing	76
	1.6.2	FAQ about Event Flags	79
1.7	Semapl	hore	82
	1.7.1	Task Deadlock by Using Semaphore	82
1.8	Mutex		84
	1.8.1	Priority Inversion	84
	1.8.2	Overview of Mutex Processing	85
1.9	Mailbo	x	87
	1.9.1	Overview of Mailbox Processing	87
	1.9.2	Overview of Sending a Message Using Mailbox	88
	1.9.3	Overview of Receiving a Message Using Mailbox	91

	1.9.4	FAQ about Mailbox	
1.10	Messag	ge Buffer	
	1.10.1	Overview of Message Buffer Processing	
	1.10.2	1.10.2 Overview of Sending a Message Using Message Buffer	
	1.10.3	Overview of Receiving a Message Using Message Buffer	
1.11	Data Q	ueue	
	1.11.1	Overview of Data Queue Processing	
	1.11.2	Overview of Sending a Message Using Data Queue	
	1.11.3	Overview of Receiving a Message Using Data Queue	
1.12	Memor	ry Pool	
	1.12.1	Fragmentation	
	1.12.2	FAQ about Memory Pool	
1.13	Time N	lanagement	111
	1.13.1	Concept of Time Management	111
	1.13.2	Modification of Hardware Timer Cycle Unit	113
	1.13.3	Cyclic Handler	117
	1.13.4	Overview of Timer Management Processing	118
Sect	ion $2 \Delta$	polication Program Creation	121
2 1	Overvi	ew of Processing from Reset to Task Initiation	
2.1	Overvi	ew of CPU Initialization Routine	121
2.2	221	FAOs about CPU Initialization Routine	138
23	Overvi	ew of Kernel Initialization Processing	130
2.5	231	Initialization Routine	144
	2.3.1	Shifting to Multitask Environment	145
	2.3.2	FAO about Kernel Initialization Processing	146
24	Overvi	ew of System Idling Processing	148
2.1	241	System Idling Processing Using SI FEP Instruction	148
	2.4.2	FAOs about System Idling Processing	
2.5	Overvi	ew of System Termination Processing	154
	2.5.1	Sample System Termination Processing	
	2.5.2	FAO about System Termination Processing	
2.6	Applica	ation Program Types	
	2.6.1	Task Creation Example	
	2.6.2	Interrupt Handler Creation Example	
	2.6.3	CPU Initialization Routine Creation Example	
	2.6.4	System Termination Processing Creation Example	
	2.6.5	System Idling Routine Creation Example	
	2.6.5 2.6.6	System Idling Routine Creation Example Initialization Routine Creation Example	170 171

	2.6.8	Task Exception Processing Routine Creation Example	
	2.6.9	Extended Service Call Routine Creation Example	
	2.6.10	CPU Exception Handler Creation Example	
	2.6.11	Time Event Handler Creation Example	
2.7	Develo	pment Procedures for Application Programs	176
Sect	ion 3 C	onfiguration	179
3.1	Config	uration Procedure Outline	
3.2	Definir	ng Kernel Environment	
	3.2.1	Definition by Configurator (HI7000/4 Series and HI1000/4)	
	3.2.2	FAQ about Configurator	
	3.2.3	Definition by Setup Table (HI2000/3)	
	3.2.4	FAQ about Setup Table	
3.3	Stack S	Size Calculation	
	3.3.1	Stack Size Calculation from Stack Frame Size	
	3.3.2	Stack Size Calculation by CallWalker	
3.4	System	Configuration Procedure	
	3.4.1	HI7000/4	
	3.4.2	HI7700/4	
	3.4.3	HI7750/4	
	3.4.4	HI2000/3	
	3.4.5	HI1000/4	
	3.4.6	FAQs about System Configuration	
Sect	ion 4 D	evice-Dependent Specifications	
4.1	FAQs a	about Device-Dependent Specifications	
	4.1.1	Cache Enabling Setting	
	4.1.2	Cache Usage	
	4.1.3	Restrictions on Write-Back Mode (1)	
	4.1.4	Restrictions on Write-Back Mode (2)	
	4.1.5	Cache Support	
	4.1.6	X/Y Memory Usage	
	4.1.7	Support of MMU	
	4.1.8	Timer Driver	
	4.1.9	Control of Timer Used by OS	
	4.1.10	CPU Initialization Routine Written in C Language	
	4.1.11	Location of Interrupt Entry/Exit Processing Routine	
	4.1.12	Initialization of External Memory	
	4.1.13	Transition to Power-Down Mode	

Sect	ion 5 I	Debugging	
5.1	Overv	iew of Debugging	
5.2	HI700	0/4 Series	
	5.2.1	Preparation for Debugging	
	5.2.2	System Going Down	
	5.2.3	Types of System Down Causes	
5.3	HI200	0/3	
	5.3.1	Preparation for Debugging	323
	5.3.2	System Going Down	
	5.3.3	Types of System Down Causes	
5.4	HI100	0/4	
	5.4.1	Preparation for Debugging	
	5.4.2	System Going Down	
	5.4.3	Types of System Down Causes	
5.5	Deterr	nining System Down Location	339
	5.5.1	Determining the Location of a Program Module through Mapview	339
5.6	Exam	ples and Solutions of CPU Exception	
	5.6.1	Failure in Hardware	
	5.6.2	Incorrect Configuration	
	5.6.3	Error in Program Description	350
5.7	FAQs	about Debugging	355
	5.7.1	Saving a Program in ROM	356
	5.7.2	System-Down When Memory Pool is Used	



# Figures

Section 1	Functions of the HI Series OS	
Figure 1.1	State of the HI Series OS System	2
Figure 1.2	System State and Interrupt Mask Bit Value	3
Figure 1.3	Sample Code for Context Check (HI7000/4 Series and HI1000/4)	5
Figure 1.4	Sample Code for Context Check (HI2000/3)	6
Figure 1.5	Sample Code Using loc_cpu	7
Figure 1.6	Sample Setup Table (2655asup.src for H8S/2655) (1/2)	.10
Figure 1.6	Sample Setup Table (2655asup.src for H8S/2655) (2/2)	.11
Figure 1.7	Kernel Extension Function View	14
Figure 1.8	Library File Definition (1)	16
Figure 1.9	Library File Definition (2)	17
Figure 1.10	Library File Definition (3)	18
Figure 1.11	Library File Definition (4)	18
Figure 1.12	Library File Definition (5)	.19
Figure 1.13	Library File Definition (6)	20
Figure 1.14	Differences between Tasks and Functions	.24
Figure 1.15	Task State Transitions	.25
Figure 1.16	Task State Transitions for Shared Stack Function	.28
Figure 1.17	Task Priority (1)	.29
Figure 1.18	Task Priority (2)	30
Figure 1.19	Task Priority (3)	.30
Figure 1.20	Priority Before a Service Call Is Issued to Other Tasks	.31
Figure 1.21	Priority After a Service Call Is Issued to Other Tasks (1)	.32
Figure 1.22	Priority After a Service Call Is Issued to Other Tasks (2)	.32
Figure 1.23	Priority Before a Service Call Is Issued to Current Task	.33
Figure 1.24	Priority After a Service Call Is Issued to Current Task (1)	.33
Figure 1.25	Priority After a Service Call Is Issued to Current Task (2)	.34
Figure 1.26	Overview of General Event Wait Service Call Processing	35
Figure 1.27	Overview of Event Wait Service Call Processing with Timeout	.36
Figure 1.28	Overview of Event Wait Service Call Processing with Polling	.37
Figure 1.29	Task Creation Window	.42
Figure 1.30	DSP Selection in Configurator	.46
Figure 1.31	DSP Selection for Task Creation by Service Call (Sample Code)	47
Figure 1.32	FPU Selection in Configurator (TA_COP1)	49
Figure 1.33	FPU Selection in Configurator (TA_COP2)	50
Figure 1.34	FPU Selection in Configurator (TA_COP1 and TA_COP2)	51

Figure 1.35	FPU Selection for Task Creation by Service Call (Sample Code)
Figure 1.36	Overview of Processing before Handler Initiation after Interrupt Occurrence (1)53
Figure 1.37	Overview of Processing before Handler Initiation after Interrupt Occurrence (2)54
Figure 1.38	Overview of Processing before Handler Initiation after Interrupt Occurrence (3)55
Figure 1.39	Overview of Interrupt Mask by Kernel
Figure 1.40	Kernel Interrupt Mask Level and Interrupt Levels
Figure 1.41	Multiple Interrupts
Figure 1.42	Overview of Processing before Interrupt Handler Initiation
	after Interrupt Occurrence
Figure 1.43	Sample Code of Interrupt Handler
Figure 1.44	Example of #pragma interrupt Usage74
Figure 1.45	Overview of Event Flag Processing without Clearing76
Figure 1.46	Overview of Processing with Clearing (HI2000/3)77
Figure 1.47	Overview of Processing with Clearing (HI7000/4 Series and HI1000/4)78
Figure 1.48	Sample Code when a Task Sets the Event Flag
Figure 1.49	Sample Code when an Interrupt Handler Sets the Event Flag
Figure 1.50	Semaphore Usage Example
Figure 1.51	Deadlock Example (Tasks Cannot Operate)
Figure 1.52	Overview of Priority Inversion
Figure 1.53	Overview of Mutex Processing
Figure 1.54	Overview of Mailbox Processing
Figure 1.55	Overview of Sending a Message Using Mailbox
Figure 1.56	Message Header Formats
Figure 1.57	Sample Code for Sending Message
Figure 1.58	Overview of Receiving Message for Mailbox with Messages91
Figure 1.59	Overview of Receiving Message for Mailbox with No Messages
Figure 1.60	Example of Checking that Message is Received
Figure 1.61	Overview of Message Buffer Processing
Figure 1.62	Overview of Sending a Message for Message Buffer with Enough Free Space97
Figure 1.63	Overview of Sending a Message for Message Buffer with Insufficient
	Free Space
Figure 1.64	Overview of Receiving Message for Message Buffer with Messages
Figure 1.65	Overview of Receiving Message for Message Buffer with No Messages100
Figure 1.66	Overview of Data Queue Processing101
Figure 1.67	Overview of Sending a Message for Data Queue with Enough Free Space
Figure 1.68	Overview of Sending a Message for Data Queue with Insufficient Free Space103
Figure 1.69	Overview of Forcible Send Processing by Data Queue104
Figure 1.70	Overview of Receiving Message for Data Queue with Messages105
Figure 1.71	Overview of Receiving Message for Data Queue with No Messages 106
Figure 1.72	Overview of Fragmentation



Figure 1.73	Overview of tslp_tsk(3) Processing	111
Figure 1.74	Error in tslp_tsk(3) Processing	112
Figure 1.75	Configurator Window for Time Management Settings	114
Figure 1.76	Calculation of Time Tick Cycle	114
Figure 1.77	Header File for Timer Driver in Standard Sample Program (2655ause.src)	115
Figure 1.78	Overview of Cyclic Handler Initiation (HI7000/4 Series and HI1000/4)	117
Figure 1.79	Overview of Cyclic Handler Initiation (HI2000/3)	117
Figure 1.80	Overview of Timer Driver Processing (HI7000/4 Series)	118
Figure 1.81	Overview of Timer Driver Processing (HI2000/3 and HI1000/4)	119

# Section 2 Application Program Creation

Procedure after CPU Reset and Until Task Initiation	.121
HI7000/4 CPU Initialization Routine: Assembly Language (SH7604) (1/2)	.124
HI7000/4 CPU Initialization Routine: Assembly Language (SH7604) (2/2)	.125
HI7000/4 CPU Initialization Routine: C Language (SH7604)	.126
HI7700/4 CPU Initialization Routine: Assembly Language (SH7708) (1/3)	.127
HI7700/4 CPU Initialization Routine: Assembly Language (SH7708) (2/3)	.128
HI7700/4 CPU Initialization Routine: Assembly Language (SH7708) (3/3)	. 129
HI7700/4 CPU Initialization Routine: C Language (SH7708)	.130
HI7750/4 CPU Initialization Routine: Assembly Language (SH7750) (1/3)	.131
HI7750/4 CPU Initialization Routine: Assembly Language (SH7750) (2/3)	.132
HI7750/4 CPU Initialization Routine: Assembly Language (SH7750) (3/3)	.133
HI7750/4 CPU Initialization Routine: C Language (SH7750)	.134
HI2000/3 CPU Initialization Routine (H8S/2655) (1/2)	. 135
HI2000/3 CPU Initialization Routine (H8S/2655) (2/2)	.136
HI1000/4 CPU Initialization Routine (H8SX/1650)	.137
Definition in CPU Initialization Routine	. 140
INITSCT() Processing	. 141
Sample Initialization Routine Code	.144
System Idling Processing Using SLEEP Instruction (HI7000/4 Series)	. 148
System Idling Processing Using SLEEP Instruction (HI2000/3)	. 149
System Idling Processing Using SLEEP Instruction (HI1000/4)	. 150
System Termination Processing (HI7000/4)	. 155
System Termination Processing (HI7700/4 and HI7750/4)	.156
System Termination Processing (HI2000/3)	. 157
System Termination Processing (HI1000/4)	. 157
Sample Task Code	. 162
Sample Interrupt Handler Code (HI7000/4 Series)	. 162
Sample of Interrupt Handler Code when Using IRL Interrupts	
(HI7000/4 Series)	. 163
	Procedure after CPU Reset and Until Task Initiation



Figure 2.23	Sample Direct Interrupt Handler Code (HI7000/4)	164
Figure 2.24	Sample Interrupt Handler Code (HI2000/3)	166
Figure 2.25	Sample Modification of Assembly-Language CPU Initialization Routine	
0	(HI2000/3)	167
Figure 2.26	Sample C-Language CPU Initialization Routine Code (HI2000/3)	167
Figure 2.27	Sample Modification of Assembly-Language CPU Initialization Routine	
C	(HI1000/4)	168
Figure 2.28	Sample C-Language CPU Initialization Routine Code (HI1000/4)	168
Figure 2.29	Sample System Termination Processing Code (HI2000/3)	169
Figure 2.30	Sample System Idling Routine Code (HI2000/3)	170
Figure 2.31	Sample Initialization Routine Code	171
Figure 2.32	Sample Timer Interrupt Routine Code	172
Figure 2.33	Sample Task Exception Processing Routine Code	173
Figure 2.34	Sample Extended Service Call Routine Code	173
Figure 2.35	Sample CPU Exception Handler Code	174
Figure 2.36	Sample Cyclic Handler Code (HI7000/4 Series and HI1000/4)	174
Figure 2.37	Sample Cyclic Handler Code (HI2000/3)	175
Figure 2.38	Sample Alarm Handler Code (Only in HI7000/4 Series)	175
Figure 2.39	Sample Overrun Handler Code (Only in HI7000/4 Series)	175
Figure 2.40	Dividing Functions in a Top-Down Manner	176
Figure 2.41	Merging Same Functions and Eliminating Functional Dependency	177
Figure 2.42	Example of ITRON Objects Assigned to Interfaces	178
Section 3	Configuration	
Figure 3.1	Configuration Procedure Outline	179
Figure 3.2	Whole Linkage Outline	181
Figure 3.3	Separate Linkage Outline	182
Figure 3.4	Configurator Initiation	185
Figure 3.5	Task View	187
Figure 3.6	Modification of Task Information	189
Figure 3.7	Definition of Stack Area	191
Figure 3.8	Modification of Static Stack Size	191
Figure 3.9	Registration of Task ID to Use Static Stack	192
Figure 3.10	Completion of Static Stack Information Definition	193
Figure 3.11	Pon un Menu	10/

Figure 3.11	Pop-up Menu	
Figure 3.12	[Creation of Task] Dialog Box	
Figure 3.13	[Definition of Task Exception Processing Routine] Dialog Box	
Figure 3.14	Configurator Initiation (HI7000/4)	
Figure 3.15	Configurator Initiation (HI7700/4 and HI7750/4)	
Figure 3.16	Configurator Initiation (HI1000/4)	

Figure 3.17	Kernel Extension Function View (HI7000/4)	204
Figure 3.18	Kernel Extension Function View (HI7700/4 and HI7750/4)	
Figure 3.19	Time Management Function View (HI7000/4, HI7700/4, and HI7750/4)	
Figure 3.20	Time Management Function View (HI1000/4)	207
Figure 3.21	Debugging Function View (HI7000/4, HI7700/4, and HI7750/4)	209
Figure 3.22	Debugging Function View (HI1000/4)	210
Figure 3.23	Service Calls Selection View (HI7000/4, HI7700/4, and HI7750/4)	211
Figure 3.24	Interrupt/CPU Exception Handler View (HI7000/4)	212
Figure 3.25	Interrupt/CPU Exception Handler View (HI7700/4 and HI7750/4)	213
Figure 3.26	Interrupt/CPU Exception Handler View (HI1000/4)	214
Figure 3.27	Trap Exception Handler View (HI7700/4 and HI7750/4)	216
Figure 3.28	Prefetch Function View (HI7700/4 and HI7750/4)	217
Figure 3.29	Initialization Routine View	219
Figure 3.30	Task View (HI7000/4, HI7700/4, and HI7750/4)	220
Figure 3.31	Task View (HI1000/4)	221
Figure 3.32	Semaphore View	223
Figure 3.33	Constant Definition Field of Setup Table	228
Figure 3.34	Task Registration Field of Setup Table	230
Figure 3.35	Fixed-Length Memory Pool Registration Field of Setup Table	232
Figure 3.36	Variable-Length Memory Pool Registration Field of Setup Table	234
Figure 3.37	Cyclic Handler Registration Field of Setup Table	236
Figure 3.38	System Call Trace Function Registration Field of Setup Table	237
Figure 3.39	Task Extended Information Registration Field of Setup Table	239
Figure 3.40	Event Flag Extended Information Registration Field of Setup Table	239
Figure 3.41	Semaphore Extended Information Registration Field of Setup Table	240
Figure 3.42	Mailbox Extended Information Registration Field of Setup Table	240
Figure 3.43	Fixed-Length Memory Pool Extended Information Registration Field of	
	Setup Table	241
Figure 3.44	Variable-Length Memory Pool Extended Information Registration Field of	
	Setup Table	241
Figure 3.45	Cyclic Handler Extended Information Registration Field of Setup Table	242
Figure 3.46	HEW Startup	246
Figure 3.47	Menu Selection	247
Figure 3.48	HEW Option Selection	248
Figure 3.49	HEW Option Settings	249
Figure 3.50	CallWalker Startup	250
Figure 3.51	File Reading	251
Figure 3.52	Read File Selection	252
Figure 3.53	Stack Size Display Example by CallWalker	254
Figure 3.54	Overview of Sample Task Processing	255

Figure 3.55	System Configuration Procedure	
Figure 3.56	HEW Startup	
Figure 3.57	Project Selection from Pop-up Menu	
Figure 3.58	File Addition Menu	
Figure 3.59	Additional File Selection	
Figure 3.60	OptLinker Selection Menu	
Figure 3.61	Section Information Addition	
Figure 3.62	Additional Section Information Input	
Figure 3.63	Added Section Information Confirmation	
Figure 3.64	Build Execution	
Figure 3.65	HEW Startup	
Figure 3.66	Project Selection from Pop-up Menu	
Figure 3.67	File Addition Menu	
Figure 3.68	Additional File Selection	
Figure 3.69	H8S, H8/300 Standard Toolchain Selection Menu	
Figure 3.70	Section Setting Menu	
Figure 3.71	Section Information Addition	
Figure 3.72	Additional Section Information Input	
Figure 3.73	Added Section Information Confirmation	
Figure 3.74	Build Execution	

# Section 4 Device-Dependent Specifications

1 1	
CPU Initialization Routine When Using Cache (SH7708)	
Coding Example for Disabling Cache (HI7700/4)	
Coding Example for Enabling Cache (HI7700/4)	
Coding Example for Disabling Cache (HI7750/4)	
Coding Example for Enabling Cache (HI7750/4)	
Overview of Write-Back Mode	
Configuration of Variable-Length Memory Blocks	
Example of Storing Variable-Length Memory Block Contents in Cache	
7751_tmrdef.h File	
Errors in System Time in Standby Mode	
	CPU Initialization Routine When Using Cache (SH7708) Coding Example for Disabling Cache (HI7700/4) Coding Example for Enabling Cache (HI7700/4) Coding Example for Disabling Cache (HI7750/4) Coding Example for Enabling Cache (HI7750/4) Overview of Write-Back Mode Configuration of Variable-Length Memory Blocks Example of Storing Variable-Length Memory Block Contents in Cache 7751_tmrdef.h File Errors in System Time in Standby Mode

# Section 5 Debugging

Figure 5.1	Procedure for Debugging Abnormal State in the System	
Figure 5.2	System Down Routine Calling Interface (HI7000/4 Series)	
Figure 5.3	Debugging Code Example (HI7000/4 Series)	
Figure 5.4	Example of Setting a Breakpoint (HI7000/4)	
Figure 5.5	Example of Setting a Breakpoint (HI7700/4, HI7750/4)	
Figure 5.6	System Down Information Parameter Format (HI7000/4 Series)	

Figure 5.7	Examples of System Down Information 1 and 2	
Figure 5.8	Example of System Down Routine Calling Interface (HI2000/3)	323
Figure 5.9	Debugging Code Example (HI2000/3)	
Figure 5.10	Example of Setting a Breakpoint (HI2000/3)	
Figure 5.11	System Down Information Parameter Format (HI2000/3)	
Figure 5.12	Example of System Down Routine Modification (HI2000/3)	
Figure 5.13	Example of System Down Routine Calling Interface (HI2000/3)	
Figure 5.14	Debugging Code Example (HI2000/3)	
Figure 5.15	Example of System Down Routine Calling Interface (HI1000/4)	
Figure 5.16	Debugging Code Example (HI1000/4)	
Figure 5.17	Example of Setting a Breakpoint (HI1000/4)	
Figure 5.18	System Down Information Parameter Format (HI1000/4)	
Figure 5.19	List Output Setting for Optimizing Linkage Editor	
Figure 5.20	Initiated Mapview Window	
Figure 5.21	Window for Reading a File	
Figure 5.22	Window for Listing Symbols	
Figure 5.23	Window for Specifying CPU Options	
Figure 5.24	Mapping List in a Map File	
Figure 5.25	Example of Task Operation and Stack Allocation	349
Figure 5.26	Bad Coding Example for Sending a Message	
Figure 5.27	Bad Coding Example Causing System-Down	
Figure 5.28	Window for Specifying Output of Compiler Information Messages	353
Figure 5.29	Example of a Function Call through an Illegal Pointer Variable	
Figure 5.30	Example of CPU Initialization Routine (HI7000/4 Series)	357
Figure 5.31	Example of Section Initialization Processing (HI7000/4 Series)	
Figure 5.32	Example of CPU Initialization Routine (HI2000/3)	359
Figure 5.33	Example of a Call to Section Initialization Processing (HI2000/3)	359
Figure 5.34	Example of CPU Initialization Routine (HI1000/4)	
Figure 5.35	Example of a Call to Section Initialization Processing (HI1000/4)	
Figure 5.36	Configuration of Variable-Length Memory Blocks	

Rev. 3.00 Jan. 12, 2005 Page xx of xx



# Section 1 Functions of the HI Series OS

# 1.1 System State

The state of the HI series OS system is classified into one of the following two contexts.

## Table 1.1System State

Name	System State
Task context (including task portion)	State or context in which a task is being executed.
Non-task context (including non-task portion or task-independent portion)	State or context in which an interrupt handler, an interrupt service routine, or a time event handler, which is not a task, is being executed.

When issuing a service call, note the system state. When specialized service calls are provided for the task context and non-task context, respectively, check the system state and issue an appropriate service call.

## Table 1.2 Difference in Service Calls Due to System State

Context	Service Call	Description
Task context	xxx_yyy*	Wait state can be entered.
Non-task context	ixxx_yyy*	Wait state cannot be entered.
Note: * Some servic	e calls use the same nam	he for the task context and non-task context (such

Note: \* Some service calls use the same name for the task context and non-task context (such as sns\_yyy). For details on service calls, refer to the user's manual of the HI series OS used.

The system state can be checked according to the value of the interrupt mask bits (IMASK value).

The state of the HI series OS system is also classified in a different way as follows.



Name		System State
Dispatch-disabled/ dispatch enabled state	Dispatch-disabled state	Task context state in which an interrupt can be accepted but dispatch processing is not performed (task switching is not generated).
	Dispatch-enabled state	The dispatch-disabled state is canceled.
CPU-locked/ CPU-unlocked state	CPU-locked state	No interrupt is accepted or no dispatch processing is performed.
	CPU-unlocked state	The CPU-locked state is canceled.

## Table 1.3 Dispatch-Disabled State and CPU-Locked State

These states cannot be determined through the value of the interrupt mask bits (IMASK value). They may be recognized as the task context even when the interrupt mask bit value (IMASK value) is not 0. See figure 1.1 for the state of the HI series OS system.



Figure 1.1 State of the HI Series OS System



## Figure 1.2 System State and Interrupt Mask Bit Value

For the relationship between the application program and the system state, refer to section 2.6, Application Program Types.

Table 1.4 shows the priority of processing among tasks, the dispatcher (during kernel execution), and interrupt handlers.

Table 1.4	Priority	of Processing
-----------	----------	---------------

Priority	Processing
High	Interrupt handler, time event handler, CPU exception handler, etc.
<b>‡</b>	Dispatcher (part of processing performed by the HI series OS)
Low	Task

- The interrupt handler takes priority over the dispatcher.
- The priority of a time event handler (including the cyclic handler, alarm handler, and overrun handler) is equal to or lower than the priority of the timer interrupt handler which performs time management processing, and is higher than that of the dispatcher.

- The CPU exception handler takes priority over both the dispatcher and the processing that generated the CPU exception.
- The task has a lower priority than the dispatcher.

## 1.1.1 FAQs about System State

This section answers questions about system state which are frequently asked by users of the HI series OS.

FAQ Contents:

(1)	Common Subroutine in Task Context or Non-Task Context	i
(2)	Using the CPU Exclusively	,



## (1) Common Subroutine in Task Context or Non-Task Context

Classification: System state						
Question		HI7000/4	HI7700/4	HI7750/4	HI2000/3	HI1000/4
Please explain how to distinguish the system state, between the task context and non-task context, in which a common subroutine is called?						
Answer         HI7000/4         HI7700/4         HI7750/4         HI1000/4						HI1000/4
The system state in v service call (referrin, parameter "BOOL st When FALSE (≠ 0) for checking the con #include " #include " void Com { BOLL stat (descrip state = if(state (proc }	which a servic g to the conte cate", the subris returned, the text. itron.h" kernel_id.h" mon_Sub_Routi te; tion omitted) sns_ctx(); == TURE){ cessing descripti	ce call is issue ext). When TH coutine calling ne state is the ne(VP_INT exinf /* Call on omitted) /* Cal on omitted)	ed can be check RUE (= 0) is p g state is the n task context.	cked by the sr passed as return on-task conte Figure 1.3 sh ontext */	ns_ctx rn ext. ows a sample	program
}						

Figure 1.3 Sample Code for Context Check (HI7000/4 Series and HI1000/4)

(Continued on next page)



(Continued from previous page)

|--|

The system state in which a subroutine is called can be checked by the ref\_ims system call (referring to the interrupt mask level). When 0 is passed as return parameter "UINT imask", the subroutine calling state is the task portion. When the return value is not 0, the state is the non-task portion. Figure 1.4 shows a sample program for checking the context.

```
#include "hi2000.h'
void Common Sub Routine(INT stacd)
{
ER ercd:
UINT imask;
  (description omitted)
  ercd = ref ims(&imask);
  if(imask != 0){
    /* Processing when a subroutine is called from a non-task context */
    /* or from CPU-locked state
                                                                       */
  }
  else{
    /* Processing when a subroutine is called from a task context */
  }
}
```

## Figure 1.4 Sample Code for Context Check (HI2000/3)

When a ref\_ims system call is issued in the CPU-locked state during task portion execution, the value passed through return parameter UINT imask is not 0 and the non-task context is recognized.

Since the non-task context and CPU-locked state cannot be distinguished in the HI2000/3 even when the ref\_ims system call is used, the application must prepare a means for distinguishing them (for example, using a specialized parameter in common subroutines).



## (2) Using the CPU Exclusively

Classification: System state							
Question	HI7000/4	HI7700/4	HI7750/4	HI2000/3	HI1000/4		
What is the best way to disable al	l tasks (includ	ling the kerne	el) during exe	cution of a sp	ecific task?		
Answer							
The loc_cpu service call should b	e used.						
After loc_cpu is executed, interrupts or task switching below the kernel interrupt mask level are disabled. Note the kernel interrupt mask level setting because interrupts equal to or higher than the kernel interrupt mask level are accepted. After required processing to exclusively use the CPU is completed, be sure to cancel the CPU-locked state by the unl_cpu service call.							
#include "itron #include "kern #include "kern	.h" el.h" el_id.h"						
#pragma nore	gsave(task)						
void task(VP_I {	NT exinf)						
BOLL state;							
(description	(description omitted)						
loc_cpu(); /* Enters the CPU-locked state */ /* Starts processing in the CPU-locked state */							
(processing	(processing description omitted)						
/* Termina unl_cpu();	/* Terminates processing in the CPU-locked state */ unl_cpu(); /* Cancels the CPU-locked state */						
(description	omitted)						
}							
Figu	re 1.5 Samp	ole Code Usin	ig loc_cpu				

# 1.2 Objects

## 1.2.1 What Is an Object?

The targets of manipulation by service calls, such as tasks, are collectively called objects.

Multiple objects can be created for each object type, and these are identified by ID numbers.

## 1.2.2 ID Assignment

An ID number is assigned for each object when the object is created through the following methods.

## Table 1.5ID Assignment for Objects

HI Series OS	ID Assignment Method
HI7000/4 series	Assignment by the configurator
	Assignment by a service call
HI2000/3	Assignment by a setup table
HI1000/4	Assignment by the configurator

Because the HI2000/3 and HI1000/4 do not provide the dynamic assignment method (assignment by a service call), the IDs must be assigned by a setup table or configurator in advance.



# 1.2.3 FAQs about Objects

This section answers questions about objects which are frequently asked by users of the HI series OS.

FAQ Contents:

(1)	Registered Task and Task ID	10
(2)	Static Definition by Configurator	.12



# (1) Registered Task and Task ID

Classification: Object					
Question				HI2000/3	
Are IDs automatically assigned to any ID (value) be assigned to a ta	tasks in the osk in a specia	order of task i l method?	registration sta	arting from II	) 1, or can
Answer IDs starting from 1 are automatica	ally assigned	to tasks in the	e order of task	registration.	
Because the HI2000/3 does not provide the dynamic task creation function, tasks must be defined in advance. Figure 1.6 shows a sample setup table. ;%%%% TASK define section %%% ;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%					
; TASK_TOP_LABEL ;: COMMENT					
import_TASKA ;: TASK.C import_TASKB ;: TASK.C					
; Declares the start addresses of the tasks to be used as external reference symbols. (Add or modify these as necessary.)					
Figure 1.6 Sampl	e Setup Tabl	le (2655asup	src for H8S/2	2655) (1/2)	
			(	(Continued or	n next page)

## (Continued from previous page)

Answer

TSKSTKSIZ:       .equ       50+(10*2)+(6*1)+6+8; [50];:       Task         .section       h2sstack, stack, align = 2       .res.b       (36) + TSKSTKSIZ; [50];:       tskid         TSK1_SP:       .equ       \$       .res.b       (36) + TSKSTKSIZ; [50];:       tskid         TSK2_SP:       .equ       \$       .res.b       8       .res.b       8         .res.b       (32) + TSKSTKSIZ; [50]       .res.b       8       .res.b       8         .res.b       (32) + TSKSTKSIZ; [50]       Line 2       .res.b       8         .res.b       (32) + TSKSTKSIZ; [50]       Line 2       .res.b       8         .res.b       (32) + TSKSTKSIZ; [50]       Line 2       .res.b       8         .res.b       (32) + TSKSTKSIZ; [50]       Line 2       .res.b       8         .res.b       (3)       .section       h2ssetup, code, align = 2      ]      ]         .section       h2ssetup, code, align = 2      ]      ]      ]      ]         MOEXS:       .assign 1      ]      ]      ]      ]      ]         MOEXS:       .assign 10; <- Not Change !      ]      ]      ]      ] <t< th=""><th></th></t<>	
section         h2sstack, stack, align = 2           .res.b         (36) + TSKSTKSIZ; [50]         ;: tskid           TSK1_SP:         .equ         \$           .res.b         (36) + TSKSTKSIZ; [50]         ;: tskid           TSK2_SP:         .equ         \$           .res.b         (32) + TSKSTKSIZ; [50]         :: tskid           TSK3_SP:         .equ         \$           .res.b         (32) + TSKSTKSIZ; [50]         Line 2           .res.b         (3)         ITSK4_SP:           .res.b         (3)         ITSKA           .section         h2ssetup, code, align         2           .LABEL         .data.b         DMT; 1           .data.l         .ressign 1         .res.b           .PI_TDT:         .equ         \$           .ptidi_id1:         .data.b         DMT, 1           .data.l         DTSK	k minimum stack size
.res.b       (36) + TSKSTKSIZ; [50]       ;: tskid         TSK1_SP:       .equ       \$         .res.b       8	
ISK1_SP:       .equ       \$         .res.b       (36) + TSKSTKSIZ : [50]       ;: tskid         TSK2_SP:       .equ       \$         .res.b       (32) + TSKSTKSIZ ; [50]       Line 2         .res.b       (32) + TSKSTKSIZ ; [50]       Line 2         .res.b       8       .res.b         .res.b       (32) + TSKSTKSIZ ; [50]       Line 2         .res.b       8       .res.b         .res.b       100       ;: Systi         .res.b       10       ;: Systi         .data.l       ITSKADR, ITSKSP         .ABEL       .data.b       .data.l         .data.l       .assign 1         .data.l       .cequ       \$         .data.l       .cequ       \$	11 stack area
.res.b       (36) + TSKSTKSIZ : [50]       :: tskid         TSK2_SP:       .equ       \$         .res.b       (32) + TSKSTKSIZ ; [50]       Line 2         .res.b       (31) TSKPRI       .data.b IMOD, ITSKPRI         .section       h2ssetup, code, align = 2       .:settin         .res.b       10       ;: Systemetric system	
ISK2_SP:       .equ \$         .res.b 8         .res.b (32) + TSKSTKSIZ; [50]         ISK3_SP:       .equ \$         .res.b 8         .res.b 8         .res.b (32) + TSKSTKSIZ; [50]         ISK4_SP:       .equ \$         .res.b 8         .res.b 10       ;: Systematic S	12 stack area
Ites.b 8 Ires.b (32) + TSKSTKSIZ ; [50] ISK3_SP: .equ \$ Ires.b 8 Ires.b (32) + TSKSTKSIZ ; [50] Ine Line 2 Line 2 Line 3 Line 3 Line 4 Line 4	k stack area definition>
Ites. D (52) + TSKSTKSIZ ; [50] ISK3_SP: .equ \$ .res.b 8 .res.b (32) + TSKSTKSIZ ; [50] ILine 2 Line 2 Lin	1: Defines the stack size to be used.
Isk3_Sr	2: Defines the stack label
.res.b       6       (32) + TSKSTKSIZ ; [50]       Line 3         .res.b       (32) + TSKSTKSIZ ; [50]       Line 3         .res.b       8       .res.b       8         .section       h2ssetup, code, align = 2       ;: Syst        HI_H8S:       .res.b       10       ;: Syst        HI_B8S:       .res.b       10       ;: Syst        HBS:       .data.b       IMOD, ITSKPRI       .data.l         .data.l       ITSKADR, ITSKSP       .data.l       ITSKADR, ITSKSP         .LABEL       .data.b       IMOD, ITSKPRI       .data.l         .data.l       ITSKADR, ITSKSP       .data.l       .cassign 0         .ODT:       .assign 1       .data.b       .data.l         .Section       h2ssetup, code, align       .data.l       .data.l         .res.b       .assign 10; <- Not Change !	(task stack bottom)
TSK4_SP:       .equ \$         .section       h2ssetup, code, align = 2         _HI_H8S:       .res.b 10        Usage	3: Defines the shared stack
	management area.
.section       h2ssetup, code, align = 2         _HI_H8S:       .res.b 10        section       h2ssetup, code, align = 2         LABEL       .data.b IMOD, ITSKPRI         .data.l ITSKADR, ITSKSP       .data.l ITSKADR, ITSKSP         NOEXS:       .assign 0         RDY:       .assign 10         DMT:       .assign 10; <- Not Change!	(this can be omitted when the
.section h2ssetup, code, align = 2 _HI_H8S: .res.b 10 ;: Syst Usage LABEL .data.b IMOD, ITSKPRI .data.l ITSKADR, ITSKSP 	shared stack is not used)
HI_H8S:       .res.b       10       ;: Syst         Usage	
LABEL .data.b IMOD, ITSKPRI .data.l ITSKADR, ITSKSP .data.l ITSKADR, ITSKSP .data.l ITSKADR, ITSKSP .dt_id1: .data.b IMOD, ITSKPRI .data.l ITSKADR, ITSKSP .dt_id2: .data.b IMT, 2 .dt_id1: .data.b DMT, 1 .data.l _TASKA, TSK1_SP .dt_id2: .data.b DMT, 2 .dt_id3: .data.b NOEXS, 3 .data.l 0, TSK4_SP .dt_id5: .data.b NOEXS, 5 .data.l 0, TSK4_SP .dt_id5: .data.b NOEXS, 5 .data.b NOEXS	em Area
LABEL .data.b IMOD, ITSKPRI .data.l ITSKADR, ITSKSP MOEXS: .assign 0 RDY: .assign 1 DMT: .assign (-1) IDTLEN: .assign 10; <- Not Change ! .section h2ssetup, code, align HI_TDT: .equ \$-TDTLEN DT_TOP: .equ \$ dt_id1: .data.b DMT, 1 .data.l_TASKA, TSK1_SP dt_id2:data.b DMT, 2 .data.b NOEXS, 3 .data.l_0, TSK3_SP dt_id4: .data.b NOEXS, 5 dt_id5:	
.data.l ITSKADR, ITSKSP NOEXS: .assign 0 RDY: .assign 1 DMT: .assign (-1) TDTLEN: .assign 10; <- Not Change ! .section h2ssetup, code, align HI_TDT: .equ \$-TDTLEN DT_TOP: .equ \$ dt_id1: .data.b DMT, 1 .data.l_TASKA, TSK1_SP dt_id2: .data.b DMT, 2 .data.l_TASKA, TSK2_SP dt_id3: .data.b NOEXS, 3 .data.l_0, TSK3_SP dt_id4: .data.b NOEXS, 4 .data.l_0, TSK4_SP dt_id5: .data.b NOEXS, 5 dt_id5: .data.b NOEXS, 5 dt_id5: .data.b NOEXS, 5 .data.l_0, TSK4_SP dt_id5: .data.b NOEXS, 5 .data.l_0, TSK4_SP .data.l_0, TSK4_SP .data.l_0, TSK4_SP .data.l_0, TSK4_SP .data.b NOEXS, 5 .data.b NO	tion>
NOEXS:       .assign 0         RDY:       .assign 1         DMT:       .assign (-1)         DMT:       .assign 10; <- Not Change !	
NOEXS:       .assign 0         RDY:       .assign 1         DMT:       .assign (-1)         DMT:       .assign 10; <- Not Change !	EL: .data.b IMOD, ITSKPRI
RDY:       .assign 1       (1) LABEL         DMT:       .assign (-1)       A label ca         TDTLEN:       .assign 10; <- Not Change!	.data.I ITSKADR, ITSKSP
DMT:       .assign (-1)       A label ca         TDTLEN:       .assign 10; <- Not Change !	
TDTLEN:       .assign 10; <- Not Change !	an be specified (this can be omitted).
.section h2ssetup, code, align _HI_TDT: .equ \$-TDTLEN a) NOEX: TDT_TOP: .equ \$ b) RDY (= .dt_id1: .data.b DMT, 1 .data.l _TASKA, TSK1_SP .dt_id2: .data.b DMT, 2 .data.l _TASKB, TSK2_SP .data.l 0, TSK3_SP .data.l 0, TSK3_SP .data.l 0, TSK3_SP .data.l 0, TSK4_SP .data.l 0, TSK4_SP .data.b NOEXS, 5 .data.b	sk initial state)
_HI_TDT:       .equ       \$-TDTLEN       a) NOEX:         TDT_TOP:       .equ       \$       b) RDY (=         dt_id1:       .data.b       DMT, 1       c) DMT (=         .dtat.l       _TASKA, TSK1_SP       (3) ITSKPRI         dt_id2:       .data.b       DMT, 2       (3) ITSKPRI         .dtat.l       _TASKA, TSK2_SP       Defines ti         .dtat.l       _OTSK3_SP       Defines ti         .dtat.l       0, TSK3_SP       Defines ti         .dtat.l       0, TSK4_SP       reference         .dt_id5:       .data.b       NOEXS, 5       (5) ITSKSP(         .data.b       NOEXS, 5       Defines ti	task and initial state after initiation.
IDT_TOP:       .equ \$       b) RDY (=         idt_id1:       .data.b DMT, 1       c) DMT (=         .data.b DMT, 2       (3) ITSKPRI         dt_id2:       .data.b DMT, 2       (3) ITSKPRI         .data.l       _TASKA, TSK1_SP       Defines ti         .dtata.l       _TASKB, TSK2_SP       Defines ti         .data.l       0, TSK3_SP       Defines ti         .data.l       0, TSK3_SP       Defines ti         .data.l       0, TSK4_SP       reference         .data.b       NOEXS, 5       (5) ITSKSP(         .data.b       NOEXS, 5       (5) ITSKSP(	S (= 0): Not registered
dd_id1:      data.b       DMT, 1       c) DMT (=        data.l       _TASKA, TSK1_SP       (3) ITSKPRI         dd_id2:       .data.b       DMT, 2       (3) ITSKPRI        data.l       _TASKB, TSK2_SP       Defines tl        data.l       0, TSK5_SP       (4) ITSKADF        data.l       0, TSK4_SP       Defines tl        data.l       0, TSK4_SP       reference        data.l       0, TSK4_SP       (5) ITSKSP(1)        data.b       NOEXS, 5       (5) ITSKSP(1)	= 1): Task is ready after initiation
.data.l _ TASKA, TSK1_SP dt_id2:data.b DMT, 2 (3) ITSKPRI data.l _ TASKB, TSK2_SP dt_id3:data.b NOEXS, 3 (4) ITSKADF data.l 0, TSK3_SP dt_id4:data.b NOEXS, 4 * The star data.l 0, TSK4_SP dt_id5:data.b NOEXS, 5 (5) ITSKSP (2) data.b NOEXS, 5 (5) (5) ITSKSP (2) data.b NOEXS, 5 (5) (5) (5) (5)	= -1): Task is in dormant state after
dd_id2:       .data.b       DMT, 2       (3) ITSKPRI         .data.l       _TASKB, TSK2_SP       Defines til         .dt_id3:       .data.b       NOEXS, 3       (4) ITSKADF         .dtatal       0, TSK3_SP       Defines til       Defines til         .dtatal.       0, TSK3_SP       Defines til       * The star         .data.l       0, TSK4_SP       reference         .data.l       0, TSK4_SP       reference         .data.b       NOEXS, 5       (5) ITSKSP (5)         .data.b       NOEXS, 5       Defines til	initiation.
.data.l _TASKB, TSK2_SP Defines th .dt_id3: .data.b NOEXS, 3 (4) ITSKADF .data.l 0, TSK3_SP Defines th .dt_id4: .data.b NOEXS, 4 * The star .data.l 0, TSK4_SP reference .data.b NOEXS, 5 (5) ITSKSP (2) ITS	(initial priority of task)
dt_id3:       .data.b       NOEXS, 3       (4) ITSKADF         .data.l       0, TSK3_SP       Defines the star         dt_id4:       .data.b       NOEXS, 4       * The star         .data.l       0, TSK4_SP       reference         dt_id5:       .data.b       NOEXS, 5       (5) ITSKSP(5)         data.b       NOEXS, 5       Defines the star         .data.b       NOEXS, 5       NOEXS, 5	he initial priority of the task.
.data.l 0, TSK3_SP Defines th dt_id4: .data.b NOEXS, 4 * The star .data.l 0, TSK4_SP reference dt_id5: .data.b NOEXS, 5 (5) ITSKSP (	R (initial start address of task)
dt_id4: .data.b NOEXS, 4 * The star .data.l 0, TSK4_SP reference dt_id5: .data.b NOEXS, 5 (5) ITSKSP ( .data.b NOEXS, 5 (5) IT	he start address of the task.
.data.l 0, TSK4_SP reference dt_id5: .data.b NOEXS, 5 (5) ITSKSP ( data.b NOEXS, 5 Defines the second secon	rt address defined by the external
dt_id5: .data.b NOEXS, 5 (5) ITSKSP (	ce symbol must be specified here.
data L 0 TEK/ CB L Dofines t	(initial stack pointer of task)
.uala.i 0, ISK4_SF Delilies li	he stack pointer (bottom address)
IDI_BIM: when the	task is initiated.
ISKONI: .equ (TDT_BTM-TDT_TOP * The sta	ck label defined in the task stack area
;:[0255] definitio	in section must be specified here.



## (2) Static Definition by Configurator

Classification: Object							
Question	HI7000/4	HI7700/4	HI7750/4				
The configurator has views (setting items) for defining (creating) tasks or event flags.							
Should these items be defined (specified) only when objects are statically created?							
Should they not be defined (specified) when objects are dynamically created (through cre_tsk, etc.) in the code?							
Answer							
Definition in each object creation view is not always necessary.							
It is not necessary when objects are dynamically created in the code (program). When an object is created by defining it in the creation view for that object, it does not need to be created in the code (program), and the object can be used immediately after the system is started.							
Note that the maximum object ID defined for each object type (such definitions are omitted, objects m	(maximum n as the task o ay not be crea	umber of obj r event flag) t ated dynamica	ects to be use hrough the co ally in the cod	d) must alway onfigurator. If le (program) i	ys be S these in some		

cases.



# **1.3** Service Call Parameter Check

In the HI series OS, the context or parameters to be checked when a service call is issued are classified into the following two types.

- Dynamic parameters: Parameters which change dynamically during system operation
  - Whether objects such as tasks or semaphores are used,
  - Context when a service call is issued,
  - Status of the target task, etc.
- Static parameters

Parameter Check

- Maximum value for the specified ID, etc.

Table 1.6 shows differences in operation depending on whether the parameter check function is enabled.

Function	Check Targets	Advantages	Disadvantages
Not installed (parameter check function is disabled)	Dynamic parameters	<ul><li>Fast processing</li><li>Small program size</li></ul>	If the system goes out of control because of an error in a service call parameter, it is difficult to determine the error.
Installed	Static parameters	Easy debugging	Slow processing
(parameter check function is enabled)	Dynamic     parameters		Large program size

## Table 1.6 Differences Depending on the Parameter Check Function

For installation (enabling) of the parameter check function in the HI series OS, refer to the appropriate section for each OS in this application note.



## 1.3.1 Installation in HI7000/4 Series

In the HI7000/4 series, the parameter check function is installed by settings in the Kernel Extension Function view of the configurator.

HOS Configurator - HI770D/	- [7708.hd]	
Elle View Generate Hell	p	
🗋 🗅 🚅 🔒		
New Open Sove	Generate Help	
New Open Seve     Hir200/4Configuration infor     -Kemel Execution Condit     -Kemel Extention Functor     -Time Management Fun     -Debugging Function     -Trap Exception Handler     -Pretector Function     -Interrupt/CPU Exception     -Trap Exception Handler     -Pretector Function     -Initialization Routine     -Task     -Semaphore     -Event Flag     -Deta Queue     -Mailbox     -Mutex     -Kesage Buffer     -Fixed-size Memory Pao     -Variable-size Memory Fi     -Qyclic Handler	Generate Help  Parameter Check Function  Ya parameter check function is installed, parameters will be checked when service calls issued.  P (install the Parameter Check Function (CFO_PARCHid)  - DSP Function  Yyou use the processor(SH7729 etc) which has DSP bit in SR, you must select the check box.  C Uses <u>D</u> SP Function (CFG_DSP)  - Cache Lock Function  Yyou use the processor(SH7709A etc) which has CL(Cache Lock) bit in SR,	*
- Alarm Handler	you must select the check box.	
-Overnun Handler Extended Service Call	Uses Cache Lock Function (CFO_CACLOC)	
x		-
For Help, press F1	NUM	

Figure 1.7 Kernel Extension Function View

Select the [Install the Parameter Check Function [CFG\_PARCHK](C)] check box for [Parameter Check Function] in the kernel extended function view to install the parameter check function (this check box is selected at default in the configurator).
### 1.3.2 Installation in HI2000/3 and HI1000/4

In the HI2000/3 and HI1000/4, the parameter check function is installed by selecting the library files including the parameter check function when the system is configured.

Specify the library files including the parameter check function in the HEW project file during configuration to install the parameter check function. (The library files with this function are selected by default in the HEW project file provided as standard.)

The following describes an example of a library file definition procedure when using the H8S, H8/300 Series C/C++ Compiler Package V6.0.00 in the H8S/2655 advanced mode of HI2000/3 V1.10r1.

In the active HEW workspace, select [H8S, H8/300 Standard Toolchain...] from [Options] in the header menu.





Figure 1.8 Library File Definition (1)

Select the [Link/Library] tag in the [H8S, H8/300 Standard Toolchain] dialog box to see the current settings. Figure 1.9 shows the displayed current settings.



H8S,H8/300 Standard Toolchain	? ×
Configuration :	C/C++ Assembly Link/Library Standard Library CPU
hi26a    Assembly source	Category : Input
C++ source file     Assembly source     Linkage symbol I     Ai26n     C source file     C++ source file     C++ source file     C++ source file     Linkage symbol I	Use entry point : Prelinker control : _H_2S_CPUINI Auto Options Link/Library : -entry=_H_2S_CPUINI -noprelink -sdebug -nomessage -list=''\$(CONFIGDIR)\\$(PROJECTNAME).map'' -nooptimize -start=hi8_2s,h2ssetup,h2suser,h2silint,h2sc,Ptask/0200,hi OK Cancel

Figure 1.9 Library File Definition (2)

The default kernel library file includes the parameter check function. This example shows the procedure for switching from the default library file to a library file that does not include the parameter check function.

Select the current library file and click the [Insert...] button.



Insert library file	? 🗙
Belative to : HEW installation directory	OK Cancel
<u>F</u> ile path :	

Figure 1.10 Library File Definition (3)

Specify [Relative to:] and [File path:] and click the [OK] button.

Relative to :     OK       Project directory     Cancel       File path :     Image: Cancel	Insert library file	? ×
Project directory Cancel	Relative to :	ОК
Eile path :	Project directory	Cancel
	Eile path :	

Figure 1.11 Library File Definition (4)



H8S,H8/300 Standard Toolchain	? ×
Configuration :	C/C++ Assembly Link/Library Standard Library CPU
hi26a → ··· Assembly source → ··· Linkage symbol I → ··· Linkage symbol I → ··· C source file → ··· C ++ source file → ··· Assembly source → ··· Linkage symbol I → ··· Linkage symbol I → ··· Linkage symbol I → ··· C source file	Category : Input Show entries for : Library files  \$(PROJDIR)\hilib\26aknlns.lib \$(PROJDIR)\hilib\26acif.lib Insert Remove
	Use entry point : _H_2S_CPUINI Auto ▼ Options Link/Library : -entry=_H_2S_CPUINI -noprelink -sdebug -nomessage -list="\$(CONFIGDIR)\\$(PR0JECTNAME).map" -nooptimize -start=hi8_2s,h2ssetup,h2suser,h2silint,h2sc,Ptask/0200,hi ▼ OK Cancel

Figure 1.12 Library File Definition (5)

Select the default library file in the [H8S, H8/300 Standard Toolchain] dialog box, and click the [Remove] button.



H8S,H8/300 Standard Toolchain	? 🗙
Configuration :	C/C++ Assembly Link/Library Standard Library CPU
hi26a	Category :       Input         Show entries for :         Library files         \$(PROJDIR)\hilb\26aknIns.lib         \$(PROJDIR)\hilb\26acif.lib         \$(PROJDIR)\hilb\26acif.lib         Insert         Bemove         Insert         Bemove         Insert         <

Figure 1.13 Library File Definition (6)

Click the [OK] button in the [H8S, H8/300 Standard Toolchain] dialog box to reflect the new settings in the HEW workspace. This completes switching of the kernel library.

### 1.3.3 FAQ about Service Call Parameter Check

This section answers a question about service call parameter check which is frequently asked by users of the HI series OS.

FAQ Contents:



## (1) Parameter Check Enabled/Disabled

Classification: Service call parameter check					
Question	HI7000/4	HI7700/4	HI7750/4	HI2000/3	HI1000/4
The functional libraries provided function and those without the fun	by the OS are action.	classified int	to those with	the parameter	check
What purpose should they be used	l for?				
Answer					
The libraries with the parameter check function are provided by the OS to be used for debugging. They check errors in coding (parameter correctness) of the user-created application programs.					
When the libraries with the parameter check function are used, the overhead of the parameter check function increases the processing time and the amount of processing code in comparison with usual service calls.					
After the debugging step is completed, we recommend that the libraries without the parameter check function be used to generate load modules to be included in the final product.					
Note: Dynamic parameters are always checked even when the parameter check function is not installed.					



# 1.4 Tasks

### 1.4.1 Tasks and Functions

Table 1.7 shows the differences between tasks and functions.

### Table 1.7 Differences between Tasks and Functions

ltem	Task	Function	
Program description	No difference in program description		
	A task may be configured with one fusion cases.	unction (or a group of functions) in	
Initiation	The OS determines the task to initiate according to the priority and specified initiation order.	The main function initiates each function.	
Management	OS	Function	
Interface	OS functionality (such as service calls)	Parameters	
Dependency and coupling	Tasks are loosely coupled and independent	Functions are tightly coupled and dependent on each other	





Figure 1.14 Differences between Tasks and Functions

### 1.4.2 Task Initiation



Figure 1.15 shows the procedure to initiate a task.

Figure 1.15 Task State Transitions



Task State	Description
NON-EXISTENT (does not exist in the system)	The task has not been registered in the kernel.
$\downarrow$ cre_tsk()*, acre_tsk()	)*, etc.
DORMANT (inactive)	The task has been registered in the kernel, but has not yet been initiated.
$\downarrow$ sta_tsk(), act_tsk(), e	etc.
READY (executable)	The task is ready to be executed and is waiting for CPU resource allocation.
RUNNING (executing)	The CPU is allocated to the task and the task is being executed.
Note: * Not supported by the	HI2000/3 or HI1000/4.

### 1.4.3 Task Stacks

Table 1.8 shows the stacks used by tasks.

### Table 1.8 Task Stacks Available in HI Series OS

Stack	HI7000/4 Series	HI2000/3	HI1000/4
Dynamic stack	Available	Not available	Not available
Static stack	Available	Available	Available
(Shared stack)	(Available)	(Available)	(Available)

For details on the stack allocation and shared stack function, refer to the user's manual of the HI series OS used.



### (1) Types of Task Stack

Table 1.9 shows the types of task stack.

Table 1.9	Types o	f Task Stack
-----------	---------	--------------

Stack Type	Description
Dynamic stack	This type of stack area is allocated in the space managed by the OS for the required size, and a stack is actually assigned for a task when the task is initiated.
Static stack	This type of stack area is allocated for each task, and a stack is actually assigned for a task when the task is initiated.

#### (2) Shared Stack Function

Multiple tasks that use static stacks can share one stack area. This shared stack function reduces the task stack size.

Table 1.10 shows the required memory used by dynamic stacks, static stacks, and shared stacks.

 Table 1.10
 Stack Types and Required Memory

Stack Type	Required Memory
Dynamic stack	The total size $(\Sigma)$ of all task stacks does not need to be allocated.
Static stack (shared stack function)	• The total size $(\Sigma)$ of all task stacks must be allocated.
	• When the shared stack function is used, multiple tasks can share one task stack, which reduces the required memory size.

Figure 1.16 shows the task state transitions for the shared stack function.





Figure 1.16 Task State Transitions for Shared Stack Function

Note: Tasks that use dynamic stacks cannot use the shared stack function.

### 1.4.4 CPU Allocation to Tasks

The CPU resource is allocated to tasks according to the priority levels defined for tasks. For the task priority, a smaller value indicates a higher priority level, and a larger value indicates a lower priority level.

The priority among tasks is determined by the priority level of each task. This section describes task priority control as illustrated in the accompanying figures.



Figure 1.17 Task Priority (1)

Figure 1.18 shows the priority after task A releases the right of execution by issuing a task terminating or deleting service call or by entering the event wait state because of a service call.





Figure 1.18 Task Priority (2)

After task B releases the right of execution by entering the event wait state because of a service call, task C enters the READY state. Figure 1.19 shows the priority after task B exits from the WAITING state.



Figure 1.19 Task Priority (3)

Note: A task is scheduled to be executed last for the same priority level (placed at the end of the queue for the same priority level) on a First-Come-First-Served (FCFS) basis.

If a higher-priority task becomes ready while a lower-priority task is being executed, the lowerpriority task execution is suspended (moves from the RUNNING state to the READY state) and the higher-priority task is executed first.

In the  $\mu$ ITRON specifications, suspending a lower-priority task in favor of a higher-priority task is called preempting.

The following describes the priority change when a task issues a service call to other tasks with different priority levels or when a service call is issued to the current task.

(1) Service Call to Other Tasks

The following describes task execution control when a task issues service calls.

The initial state before a service call is issued is assumed to be as follows.



Figure 1.20 Priority Before a Service Call Is Issued to Other Tasks

The task which issues a service call is called the current task. Figure 1.21 shows the state after the current task issues an initiating service call (sta\_tsk or act\_tsk) to task A of the same priority level as the current task and to task B of a lower priority level than the current task, and tasks A and B enter the READY state.





Figure 1.21 Priority After a Service Call Is Issued to Other Tasks (1)

Figure 1.22 shows the state after the current task issues an initiating service call to task C of higher priority than the current task and task C enters the READY state.



Figure 1.22 Priority After a Service Call Is Issued to Other Tasks (2)

As shown, the priority of the current task is changed by a service call to task C of higher priority than the current task, and the current task is immediately preempted when the service call is issued.

(2) Service Call to Current Task

The following describes the priority control when a service call is issued to the current task.

The initial state before a service call is issued is assumed to be as follows.



Figure 1.23 Priority Before a Service Call Is Issued to Current Task

Figure 1.24 shows the state after the priority level of the current task is modified to be higher (modified from priority level 2 to 1).



Figure 1.24 Priority After a Service Call Is Issued to Current Task (1)

RENESAS

Rev. 3.00 Jan. 12, 2005 Page 33 of 362 REJ05B0364-0300 Figure 1.25 shows the state after the priority level of the current task is modified back to its original level (modified from priority level 1 to 2).



Figure 1.25 Priority After a Service Call Is Issued to Current Task (2)

In this case, the processing after the priority change depends on whether there is a task of the same priority level as the current task as shown below.

Table 1.11	Differences in	Processing	after	Priority	Change
------------	----------------	------------	-------	----------	--------

Same-Priority Task	Current Task Processing	Current Task Execution
When a same-priority task exists	The current task is placed at the end of the same- priority queue according to the scheduling rule (FCFS basis).	Preempted
When no same-priority task exists	The current task is placed at the beginning of the same-priority queue.	Execution is continued



### 1.4.5 Polling

Service calls for waiting for events on objects are classified into three types: general wait, wait with timeout, and wait with polling. This section describes the differences in processing of these service calls (using an event flag in this example).

Figure 1.26 gives an overview of wai\_flg service call processing as an example of general event wait service calls.



Figure 1.26 Overview of General Event Wait Service Call Processing

RENESAS



- (1) The task issues a wai\_flg service call for an event flag.
- (2) When the specified event has already occurred, the return code shows normal termination (E\_OK) and the task processing continues.
- (3) When the specified event has not occurred, the task processing is suspended and the task enters the WAITING state until the event occurrence is reported.
- (4) When the specified event is reported by a set\_flg service call from a task or an interrupt handler, the return code shows normal termination (E\_OK) and the task processing resumes.

Figure 1.27 gives an overview of twai\_flg service call processing as an example of an event wait service call with timeout.



Figure 1.27 Overview of Event Wait Service Call Processing with Timeout



- (1) The task issues a twai\_flg service call for an event flag.
- (2) When the specified event has already occurred, the return code shows normal termination (E\_OK) and the task processing continues.
- (3) When the specified event has not occurred, the task processing is suspended and the task enters the WAITING state for the specified time until the event occurrence is reported.
- (4) When the specified event is reported by a set\_flg service call from a task or an interrupt handler, the return code shows normal termination (E\_OK) and the task processing resumes.
- (5) When the specified event is not reported within the specified time, the return code shows time out (E\_TMOUT) and the task processing resumes.

Figure 1.28 gives an overview of pol\_flg service call processing as an example of an event wait service call with polling.



Figure 1.28 Overview of Event Wait Service Call Processing with Polling

- (1) The task issues a pol\_flg service call for an event flag.
- (2) When the specified event has already occurred, the return code shows normal termination (E\_OK) and the task processing continues.
- (3) When the specified event has not occurred, the return code shows polling failed (E\_TMOUT) and the task processing continues.



Table 1.12 shows the differences among general event wait, wait with timeout, and wait with polling.

<b>Table 1.12</b>	Differences Among General Event Wait, Wait With Timeout, and Wait With
	Polling

Wait Service Call	WAITING State	Wait Time
General wait	Entered	Not specified
Wait with timeout	Entered	Specified
Wait with polling	Not entered	Not specified



## 1.4.6 FAQs about Tasks

This section answers questions about tasks which are frequently asked by users of the HI series OS.

FAQ Contents:

(1)	Initialization and Task Initiation	40
(2)	Defining and Initiating Tasks in a Configuration File	41
(3)	Initiating Tasks	43
(4)	Stack for Initial Start Task	44
(5)	Managing Tasks for the DSP Coprocessor	45
(6)	Managing Tasks for the FPU Coprocessor	48



# (1) Initialization and Task Initiation

Classification: Task and task initiation								
Question	HI7000/4	HI7700/4	HI7750/4	HI2000/3	HI1000/4			
Please explain in detail the relationship between the main() function and tasks.								
Answer								
The µITRON specifications have The system using the µITRON sp task priority defined in the system	no concept of ecifications d and the orde	f the main() fu etermines wh r of task initia	unction (the s ich task to ini ation requests	ystem start fu itiate accordir	nction). Ig to the			
System initialization or task initiation can be specified in the main() function. In this case, the main() function must be defined as the initial start task or the system initialization routine. Each task is initiated by a service call issued in the main() function.								
Refer also to section 1.4.1, Tasks and Functions in this application note.								



## (2) Defining and Initiating Tasks in a Configuration File

Classification: Task and task initia	ation					
Question	HI7000/4	HI7700/4	HI7750/4		HI1000/4	
What should be done to execute Main_Task() after defining it in the create and initiate mode in the task list through the configurator?						
Answer						
No other definition related to task creation and initiation is necessary through the configurator.						
Specify [Start Task after Creation window displayed after "Create" ( configurator. The kernel initializa	(TA_ACT)] (or "Modify") tion processin	for the attribution is selected in ing makes the	tte of the initi the task list i task enter the	al start task ir in the task vie READY stat	n the ew of the e.	
				(Continued or	n next page)	



## (Continued from previous page)

Task ID	
ID Number Auto	ID <u>N</u> ame
ID Name can be specified when Auto is selected in the ID Number.	■ Link with Semiel Library
Address	Task Initiation Priority
Address	Eriority 1
Attribute	Description Language
Start Task after Creation(TA_ACD	High-Level Language(TA_HLNO)
Uses DSP(TA_COP())	C Assembly Language(TA_ASM)
Stack	Extended Information
Stack Size 0x00000400	Information
0x00003bc4	Define Task Exception Processing
Stack Areas	
	Create Cancel



## (3) Initiating Tasks

tion							
HI7000/4	HI7700/4	HI7750/4	HI2000/3	HI1000/4			
If all tasks are set to the DORMANT state, how should they be initiated?							
HI7000/4	HI7700/4	HI7750/4		HI1000/4			
When all tasks are defined in the DORMANT state, they can be initiated as follows:							
and initiate	tasks through	service calls.					
a time event l alls.	handler (cycli	ic handler or a	alarm handler	) and			
ed with [Star	rt Task after (	Creation (TA_	_ACT)] specif	ied for			
			HI2000/3				
DORMANT S	state, they car	n be initiated					
nandler and in	nitiate tasks tl	nrough servic	e calls.				
a cyclic hand	ler and initiat	te tasks throug	gh service cal	ls.			
l state should ate after initi	be defined a ation (DMT)	s [READY st ] in the setup	ate after initia table for gene	tion eral usage.			
	tion HI7000/4 NT state, how HI7000/4 DORMANT s and initiate f a time event f alls. ed with [Stat DORMANT s andler and in a cyclic hand I state should ate after initi	HI7000/4       HI7700/4         NT state, how should they         HI7000/4       HI7700/4         ORMANT state, they car         and initiate tasks through         a time event handler (cyclicalls.         ed with [Start Task after Open common c	HI7000/4       HI7700/4       HI7750/4         VT state, how should they be initiated?         HI7000/4       HI7700/4       HI7750/4         ORMANT state, they can be initiated         and initiate tasks through service calls.         a time event handler (cyclic handler or a alls.         ed with [Start Task after Creation (TA	HI7000/4       HI7700/4       HI7750/4       HI2000/3         NT state, how should they be initiated?         HI7000/4       HI7700/4       HI7750/4         HI7000/4       HI7700/4       HI7750/4       Image: Comparison of the state of the			



# (4) Stack for Initial Start Task

QuestionHI7000/4HI7700/4HI7750/4HI2000/3HI1000/4Which stack area does the task initiated immediately after initialization use?AnswerThe initial start task uses the task stack assigned at creation. The kernel assigns an actual stack to the task according to the task creation information.The following section areas are used as the task stack areas.• HI7000/4 series — Static stack: B_histstk — Dynamic stack is B_hidystk• HI2000/3 — Static stack: h2sstack (dynamic stack is not supported)• HI1000/4 — Static stack: B_histstk (dynamic stack is not supported)• HI1000/4 — Static stack: careation.• HI1000/4 — Static stack is not supported)• HI1000/4 — Static stack is not supported)• HI1000/4 — Static stack is not supported)• HI1000/4 — Static stack is a signed for a task when the task is initiated.The section areas for the stacks can be determined by the user. For the allocation of the stack section areas, refer to the following.HISP000/3 — HI2000/3 — Section 3.4.4 in this application note — HI2000/3 — Section 3.4.5 in this application note	Class	ification: Task and task in	itiation						
Which stack area does the task initiated immediately after initialization use?         Answer         The initial start task uses the task stack assigned at creation. The kernel assigns an actual stack to the task according to the task creation information.         The following section areas are used as the task stack areas.         • HI7000/4 series         — Static stack: B_histstk         — Dynamic stack: B_hidystk         • HI2000/3         — Static stack: B_histack (dynamic stack is not supported)         • HI1000/4         — Static stack: B_histack (dynamic stack is not supported)         • HI1000/4         — Static stack: An area in the above section area is assigned during task initiation processing for the size defined at creation.         For the dynamic stack, the kernel allocates an area in the above section area for the specified size, and actual stack area is assigned for a task when the task is initiated.         The section areas for the stacks can be determined by the user. For the allocation of the stack section areas, refer to the following.         HI Series OS       Reference         HI7000/4 series       Section describing "Changing Linkage Address" in the appropriate configuration guide.         HI2000/3       Section 3.4.4 in this application note         HI2000/3       Section 3.4.5 in this application note	Ques	tion	HI7000/4	HI7700/4	HI7750/4	HI2000/3	HI1000/4		
Answer         The initial start task uses the task stack assigned at creation. The kernel assigns an actual stack to the task according to the task creation information.         The following section areas are used as the task stack areas.         • HI7000/4 series         - Static stack: B_histstk         - Dynamic stack: B_hidystk         • HI1000/4         - Static stack: h2sstack (dynamic stack is not supported)         • HI1000/4         - Static stack: B_histack (dynamic stack is not supported)         • HI1000/4         - Static stack: B_histack (dynamic stack is not supported)         For the static stack, an area in the above section area is assigned during task initiation processing for the size defined at creation.         For the dynamic stack, the kernel allocates an area in the above section area for the specified size, and actual stack area is assigned for a task when the task is initiated.         The section areas for the stacks can be determined by the user. For the allocation of the stack section areas, refer to the following.          HI5000/4 series       Section describing "Changing Linkage Address" in the appropriate configuration guide.          HI2000/3       Section 3.4.4 in this application note          HI2000/3       Section 3.4.5 in this application note	Which stack area does the task initiated immediately after initialization use?								
The initial start task uses the task stack assigned at creation. The kernel assigns an actual stack to the task according to the task creation information.         The following section areas are used as the task stack areas.         • HI7000/4 series         — Static stack: B_histstk         — Dynamic stack: B_hidystk         • HI2000/3         — Static stack: h2sstack (dynamic stack is not supported)         • HI1000/4         — Static stack: B_histack (dynamic stack is not supported)         • HI1000/4         — Static stack, an area in the above section area is assigned during task initiation processing for the size defined at creation.         For the static stack, an area in the above section area is assigned during task initiation processing for the size defined at creation.         For the dynamic stack, the kernel allocates an area in the above section area for the specified size, and actual stack area is assigned for a task when the task is initiated.         The section areas for the stacks can be determined by the user. For the allocation of the stack section areas, refer to the following. <u>HI Series OS</u> Reference <u>HI7000/4 series</u> Section describing "Changing Linkage Address" in the appropriate configuration guide. <u>HI2000/3</u> Section 3.4.4 in this application note <u>HI1000/4</u> Section 3.4.5 in this application note	Answ	ver							
The following section areas are used as the task stack areas.         • HI7000/4 series	The i the ta	nitial start task uses the tas sk according to the task cr	k stack assigne eation informat	ed at creation. tion.	The kernel as	ssigns an actu	al stack to		
<ul> <li>HI7000/4 series         <ul> <li>Static stack: B_histstk</li> <li>Dynamic stack: B_hidystk</li> </ul> </li> <li>HI2000/3             <ul> <li>Static stack: h2sstack (dynamic stack is not supported)</li> <li>HI1000/4</li> <li>Static stack: B_histack (dynamic stack is not supported)</li> </ul> </li> <li>For the static stack, an area in the above section area is assigned during task initiation processing for the size defined at creation.</li> <li>For the dynamic stack, the kernel allocates an area in the above section area for the specified size, and actual stack area is assigned for a task when the task is initiated.</li> <li>The section areas for the stacks can be determined by the user. For the allocation of the stack section areas, refer to the following.</li> <li><u>HI Series OS Reference</u> <ul> <li>HI7000/4 series Section describing "Changing Linkage Address" in the appropriate configuration guide.</li> <li>HI2000/3 Section 3.4.4 in this application note</li> <li>HI1000/4 Section 3.4.5 in this application note</li> </ul> </li> </ul>	The f	ollowing section areas are	used as the tas	k stack areas.					
The section areas for the stacks can be determined by the user. For the allocation of the stack section areas, refer to the following.         HI Series OS       Reference         HI7000/4 series       Section describing "Changing Linkage Address" in the appropriate configuration guide.         HI2000/3       Section 3.4.4 in this application note         HI1000/4       Section 3.4.5 in this application note	<ul> <li>H</li> <li>H</li> <li>H</li> <li>H</li> <li>For the for the for the for the forth and a second sec</li></ul>	<ul> <li>I7000/4 series</li> <li>Static stack: B_histstk</li> <li>Dynamic stack: B_hidys</li> <li>I2000/3</li> <li>Static stack: h2sstack (d</li> <li>I1000/4</li> <li>Static stack: B_histack (</li> <li>ne static stack, an area in t</li> <li>e size defined at creation.</li> <li>ne dynamic stack, the kern</li> <li>ctual stack area is assigned</li> </ul>	tk ynamic stack is dynamic stack ne above sectio el allocates an a l for a task whe	not supported is not support n area is assig area in the abo en the task is i	d) ed) gned during ta ove section ar nitiated.	sk initiation prea for the spe	processing cified size,		
HI Series OSReferenceHI7000/4 seriesSection describing "Changing Linkage Address" in the appropriate configuration guide.HI2000/3Section 3.4.4 in this application noteHI1000/4Section 3.4.5 in this application note	The s sectio	ection areas for the stacks on areas, refer to the follow	can be determi ving.	ned by the use	er. For the all	ocation of the	stack		
HI7000/4 seriesSection describing "Changing Linkage Address" in the appropriate configuration guide.HI2000/3Section 3.4.4 in this application noteHI1000/4Section 3.4.5 in this application note		HI Series OS	Reference						
HI2000/3Section 3.4.4 in this application noteHI1000/4Section 3.4.5 in this application note		HI7000/4 series	Section describ	ing "Changing	g Linkage Ado de.	dress" in the			
HI1000/4 Section 3.4.5 in this application note		HI2000/3	Section 3.4.4 ir	this applicati	on note				
		HI1000/4	Section 3.4.5 ir	this applicati	on note				

## (5) Managing Tasks for the DSP Coprocessor

Classification: Task and task initiation						
Question	HI7000/4	HI7700/4				
What should be kept in mind when using the DSP unit in the HI series OS?						
Answer						
When a task uses DSP functions, when the task is created. The task the same way as for the general re	TA_COP0 sh with TA_CC egisters.	ould be speci DPO specified	fied for the ta saves and res	sk attribute p tores the DSP	arameter registers in	
To specify TA_COP0 for the task (TA_COP0)] check box under [A	registered th ttribute] in th	rough the con e Creation of	ifigurator, spe Task window	cify the [Uses	s DSP	
				(Continued or	n next page)	

RENESAS

## (Continued from previous page)

TaskID	
[D Number   Muto	ID Name
ID Name can be specified when Auto is selected in the ID Number.	🗖 Linkwith Kernel Librery
Address	Task Initiation Priority
Address	Eriority 1
Attribute	Description Language
Start Task after Creation(TA_ACT)	High-Level Language(TA_HLNO)
Uses DSP(TA_COP())	C Assembly Language(TA_ASM)
Stack	Extended Information
Stack Size 0x00000400	Information
0x00003bc4	Define Task Exception Processing
Stack Age as	Create Cancel
	2000 Cantol

```
(Continued on next page)
```



(Continued from previous page)

#### Answer

To create a task by a service call during system operation, specify TA\_COP0 as the task attribute parameter in the cre\_tsk service call.

```
#include "itron.h"
#include "kernel.h"
#include "kernel id.h"
#pragma noregsave(MainTask)
void MainTask(VP_INT stacd)
{
 ER
          ercd;
 T_CTSK pk_ctsk;
  (processing description omitted)
  pk_ctsk.tskatr = (TA_HLNG | TA_COP0)
                                               /* Task attribute = high-level language description,
                                                  DSP coprocessor used
                                                                                                  */
  pk ctsk.exinf = 0;
                                                /* Extended information = 0
                                                                                                  */
  pk_ctsk.task = (FP)task_A;
                                                /* Task initiation address
                                                                                                  */
  pk_ctsk.itskpri = 1;
                                                                                                  */
                                                /* Priority at task initiation
  pk ctsk.stksz = 264;
                                                /* Task stack size
                                                                                                  */
  pk ctsk.stk = (VP)sp taskA;
                                                /* Start address of task stack area
                                                                                                  */
  ercd=cre_tsk(TASK_A, &pk_ctsk);
                                                /* Create task A
                                                                                                  */
                                                                                                 */
  ercd=sta tsk(TASK A, (VP INT)0x00000001); /* Initiate task A (initiation code = 0x1)
  (processing description omitted)
}
```

Figure 1.31 DSP Selection for Task Creation by Service Call (Sample Code)

For details on the task attribute parameter during task creation, refer to the HI7000/4 Series User's Manual.

When a non-task program (such as an interrupt handler or time event handler) uses DSP functions, each program must save and restore the DSP registers. For details, refer to the HI7000/4 Series User's Manual.



### (6) Managing Tasks for the FPU Coprocessor

Class	sification: Task and task initi	ation				
Ques	stion			HI7750/4		
What	t should be kept in mind whe	n using the FPU fu	nctions	in the HI serie	es OS?	
Ansv	ver					
When	n using FPU functions, speci ing a task. Table 1.13 shows	fy TA_COP1 or TA each parameter me	A_COP2 aning.	2 for the task a	attribute parai	neter when
Tabl	e 1.13 TA_COP1 and TA	_COP2 Meaning				
	Task Attribute M	eaning				
	TA_COP1 TI	ne task uses FPU re	egister b	ank 0		
	TA_COP2	ne task uses FPU re	egister b	ank 1		

The task with TA\_COP1 or TA\_COP2 specified saves and restores the FPU registers in the same way as for the general registers. Table 1.14 shows which of the TA\_COP1 and TA\_COP2 attributes should be specified.

#### Table 1.14 TA\_COP1 and TA\_COP2 Specifications

	Case	Attribute Specification	Remarks
-	Matrix operation is necessary	[TA_COP1 TA_COP2]	Both FPU register banks are used
_	Floating-point operation is necessary	[TA_COP1]*	Only one FPU register bank is used for general floating- point operation
-	No floating-point operation is necessary	None	
Note:	* TA_COP2 is not recome in the beginning of the	mended because if it is spectare task and task exception proc	cified, FR in FPSCR must be set to 1 cessing routine.
The fo	ollowing describes how to sp	ecify the attribute.	

(Continued on next page)

(Continued from previous page)

### Answer

When the task registered in the configurator uses FPU bank 0, specify the [Uses FPU (Bank 0) (TA\_COP1)] check box under [Attribute] in the Creation of Task window.

[D Number	Auto	ID Name	
ID Name can b selected in the	e specified when Auto is ID Number.	🗖 Linkwith Bernel Library	
Address		Task Initiation Priority	
≜ddress		Eriority 1	
Attribute		Description Language	
Start Task after Creation(TA_ACT)		High-Level Language(TA_HLNO)	
Uses FPU(Bank0)(TA_COP1)		C Assembly Language(TA_ASM)	
Uses FPU(	Bank1)(TA_COP2)		
Stack		Extended Information	
Stack Size	0x00000400	Information	
	0x0000ffd4		
		Define Task Exception Processing	
Stack Ageas		Create Cancel	

(Continued on next page)



(Continued from previous page)

### Answer

When the task registered in the configurator uses FPU bank 1, specify the [Use FPU (Bank 1) (TA\_COP2)] check box under [Attribute] in the Creation of Task window.

ID Number Auto	ID Name	
ID Name can be specified when Auto is selected in the ID Number.	Link with Kernel Library	
Address	Task Initiation Priority	
Address	Priority 1	
Attribute	Description Language	
Start Task after Creation(TA_ACT)	High-Level Language(TA_HLNG)	
Uses FPU(Bank0)(TA_C0P1)	C Assembly Language(TA_ASM)	
Uses FPU(Bank1)(TA_COP2)		
Stack	Extended Information	
Stack Size 0x00000400	Information	
0x0000ffd4	Define Task Exception Processing	
Stack Ageas	<u>C</u> reate Cancel	

RENESAS

(Continued on next page)
#### Answer

When the task registered in the configurator uses both FPU banks 0 and 1, specify the [Use FPU (Bank 0) (TA\_COP1)] and [Use FPU (Bank 1) (TA\_COP2)] check boxes for [Attribute] in the Creation of Task window.

JD Number Auto	<ul> <li>ID Name</li> </ul>
ID Name can be specified wh selected in the ID Number.	en Auto is 🗖 Linkowth Bernel Library
Address	Task Initiation Priority
≜ddress	Eriority 1
Attribute	Description Language
Start Task after Creation(T	A_ACD @ High-Level Language(TA_HLN0)
Uses FPU(Bank0)(TA_CO	P1) C Assembly Language(TA_ASM)
Uses FPU(Bank1)(TA_CO	P2)
Stack	Extended Information
Stack Size 0x0000040	0 Information
0x0000ffd4	
	Define Task Exception Processing
Stack Ageas	Create Cancel

(Continued on next page)



### Answer

To create a task by a service call during system operation, specify TA\_COP1 or TA\_COP2 as the task attribute parameter in the cre\_tsk service call.

```
#include "itron.h"
#include "kernel.h'
#include "kernel id.h"
#pragma noregsave(MainTask)
void MainTask(VP INT stacd)
 FR
         ercd:
 T CTSK pk ctsk:
   (processing discription omitted)
  pk_ctsk.tskatr = (TA_HLNG | TA_COP1)
                                                    /* Task attribute = high-level language description,
                                                       FPU coprocessor bank 0 used
                                                                                                      */ ← (1)
// pk_ctsk.tskatr = (TA_HLNG | TA_COP2)
                                                    /* Task attribute = high-level language description,
                                                      FPU coprocessor bank 1 used
                                                                                                      */ ~ (2)
// pk_ctsk.tskatr = (TA_HLNG | TA_COP1 | TA_COP2) /*Task attribute = high-level language description,
                                                       FPU coprocessor banks 0 and 1 used
                                                                                                      */ ← (3)
  pk_ctsk.exinf = 0;
                                                     /* Extended infomation = 0
                                                                                                      */
  pk_ctsk.task = (FP)task_A;
                                                    /* Task initiation address
                                                                                                      */
                                                                                                      */
  pk_ctsk.itskpri = 1;
                                                    /* Priority at task initiation
                                                                                                      */
  pk ctsk.stksz = 264;
                                                    /* Task stack size
  pk_ctsk.stk = (VP)sp_taskA;
                                                    /* Start address of task stack area
                                                                                                      */
  ercd=cre_tsk(TASK_A, &pk_ctsk);
                                                    /* Create task A
                                                                                                      */
  ercd=sta_tsk(TASK_A,(VP_INT)0x00000001); /* Initiate task A (initiation code = 0x1)
                                                                                                      */
   (processing discription omitted)
```

Figure 1.35 FPU Selection for Task Creation by Service Call (Sample Code)

(1) Task attribute specification when the FPU functions are used in bank 0.

(2) Task attribute specification when the FPU functions are used in bank 1.

(3) Task attribute specification when the FPU functions are used in banks 0 and 1.

For details on the task attribute parameter during task creation, refer to the HI7000/4 Series User's Manual.

When a non-task program (such as an interrupt handler or time event handler) uses FPU functions, each program must save and restore the FPU registers. For details, refer to the HI7000/4 Series User's Manual.

# 1.5 Interrupts

### 1.5.1 Processing before Handler Initiation after Interrupt Occurrence

This section gives an overview of the processing for an interrupt generated during task execution.

### (1) H8S and H8SX Family Microcomputers

Figure 1.36 gives an overview of the processing before an interrupt handler is initiated after an interrupt occurs.





- 1. The microcomputer detects an interrupt generated during task (or interrupt handler) execution.
- 2. The microcomputer saves the SR and PC register information in the current stack.
- 3. The microcomputer analyzes the interrupt source and obtains the address of the corresponding interrupt handler registered in the vector table.
- 4. The interrupt handler registered in the vector table is initiated.





## (2) SH-1, SH-2, and SH2-DSP Series Microcomputers

Figure 1.37 gives an overview of the processing before an interrupt handler is initiated after an interrupt occurs.



## Figure 1.37 Overview of Processing before Handler Initiation after Interrupt Occurrence (2)

- 1. The microcomputer detects an interrupt generated during task (or interrupt handler) execution.
- 2. The microcomputer saves the SR and PC register information in the current stack.
- 3. The microcomputer analyzes the interrupt source and obtains the address of the corresponding interrupt handler registered in the vector table.
- 4. When the address registered in the vector table points to the interrupt entrance and exit processing, the interrupt entrance and exit processing provided by the kernel is performed, and then the interrupt handler is initiated.

Note: The interrupt handler initiated through the interrupt service routine (kernel) is the usual interrupt handler.

 When the address registered in the vector table points to an interrupt handler, the interrupt handler is directly initiated without involving kernel management. Note: The interrupt handler directly initiated without involving the interrupt service routine (kernel) is called a direct interrupt handler.

Note: The direct interrupt handler is only supported by the HI7000/4.

The interrupt entrance and exit processing is called the interrupt service routine.

### (3) SH-3, SH3-DSP, and SH-4 Series Microcomputers

Figure 1.38 gives an overview of the processing before an interrupt handler is initiated after an interrupt occurs.



### Figure 1.38 Overview of Processing before Handler Initiation after Interrupt Occurrence (3)

- The microcomputer detects an interrupt generated during task (or interrupt handler) execution and modifies the PC value to a specified address (VBR value + H'600).
   Note: In the HI series OS, the interrupt entrance and exit processing (interrupt service routine) is located at this address (VBR value + H'600) in advance.
- 2. The microcomputer saves the SR and PC register information in the current stack.
- 3. The microcomputer analyzes the interrupt source and obtains the address of the corresponding interrupt handler registered in the vector table.

RENESAS

4. The interrupt handler is initiated.

## 1.5.2 Kernel Interrupt Mask Level

The kernel has a critical section where execution is performed with interrupts masked to prevent conflict occurring in kernel internal information.

- Acceptance of an interrupt generated during execution of the critical section in the kernel is delayed until execution of the critical section finishes.
- The critical section is processed at the kernel interrupt mask level.



Figure 1.39 Overview of Interrupt Mask by Kernel

Note: Interrupts with interrupt levels higher than the kernel interrupt mask level are accepted immediately even during execution of the critical section.





Figure 1.40 Kernel Interrupt Mask Level and Interrupt Levels

### Notes on Interrupt Handlers with Higher Levels than Kernel Interrupt Mask Level:

- Service calls cannot be issued by interrupt handlers with interrupt levels higher than the kernel interrupt mask level. If called, normal system operation cannot be guaranteed.
- Execute the RTE instruction to return from an interrupt handler with an interrupt level higher than the kernel interrupt mask level.

### 1.5.3 Notes When Using an H8S or H8SX Family Microcomputer

When using an H8S or H8SX family microcomputer, note that the acceptable interrupts depend on the combination of the interrupt control mode and the mask level value. The HI series OS can be used in the four interrupt control modes of the H8S family microcomputers and in the two interrupt control modes of the H8SX family microcomputers.

The following tables show the relationship between the interrupt mask levels in each interrupt control mode and the acceptable interrupts (either 0 or 1 can be specified for the shaded sections in the tables).



Table 1.15	Interrupt Mask	Levels in I	nterrupt Co	ntrol Mode 0
------------	----------------	-------------	-------------	--------------

Interrupt Mask	C	CR Value	EXR Value			
Level (imask)	Ι	UI	12	11	10	Acceptable Interrupts
1	1					Only NMI
0	0					All

### Table 1.16 Interrupt Mask Levels in Interrupt Control Mode 1

Interrupt Mask	CCR Value			EXR V	alue	
Level (imask)	Ι	UI	12	11	10	Acceptable Interrupts
3	1	1				Only NMI
2	1	0				Control level 1
1	0	1				All
0	0	0				All

Table 1.17	Interrupt Mask	Levels in	Interrupt	Control	Mode 2

Interrupt Mask	CCR Value			EXR V	alue	
Level (imask)	Ι	UI	12	11	10	Acceptable Interrupts
7			1	1	1	Only NMI
6			1	1	0	Priority level 7
5			1	0	1	Priority levels 6 to 7
4			1	0	0	Priority levels 5 to 7
3			0	1	1	Priority levels 4 to 7
2			0	1	0	Priority levels 3 to 7
1			0	0	1	Priority levels 2 to 7
0			0	0	0	All

Interrupt Mask	CCR Value		EXR Value				
Level (imask)	Ι	UI	12	11	10	Acceptable Interrupts	
8	1	1	1	1	1	Only NMI	
7	1	0				Control level 1	
6	0	0	1	1	0	Priority level 7 at control levels 0 and 1	
5	0	0	1	0	1	Priority levels 6 to 7 at control levels 0 and 1	
4	0	0	1	0	0	Priority levels 5 to 7 at control levels 0 and 1	
3	0	0	0	1	1	Priority levels 4 to 7 at control levels 0 and 1	
2	0	0	0	1	0	Priority levels 3 to 7 at control levels 0 and 1	
1	0	0	0	0	1	Priority levels 2 to 7 at control levels 0 and 1	
0	0	0	0	0	0	All	

Note: If level 7 is used as the kernel interrupt mask level in interrupt control mode 3, service calls cannot be issued by an interrupt handler of control level 1.



## 1.5.4 Notes on Interrupt Handler Creation

Note the following when creating interrupt handlers.

## Table 1.19 Notes on Interrupt Handler Creation

Item	Note						
Interrupt handler	A long execution time degrades the system throughput.						
execution (processing) time	The execution time strongly affects the system response.						
Service calls from interrupt handler*1	Interrupt handlers with interrupt levels higher than the kernel interrupt mask level cannot issue service calls.						
	The NMI interrupt handler cannot issue service calls.						
Return from interrupt handler* <sup>2</sup>	Issue the ret_int service call* <sup>3</sup> to return from an interrupt handler with an interrupt level equal to or lower than the kernel interrupt mask level. Use the RTE instruction to return from an interrupt handler with an interrupt level higher than the kernel interrupt mask level.						
Notes: 1. If an ext_tsk termination	(exd_tsk) service call is issued, execution is shifted to the system routine.						
2. If a method be guarante	other than the ret_int service call is used, correct system operation cannot ed.						
3. The HI7000/ necessary ir	4 series does not support the ret_int service call; therefore, it is not the HI7000/4 series.						



## 1.5.5 FAQs about Interrupts

This section answers questions about interrupts which are frequently asked by users of the HI series OS.

FAQ Contents:

(1)	Modifying Interrupt Mask	.62
(2)	Multiple Interrupts	.63
(3)	Processing before Initiating Interrupt Handler	.65
(4)	Terminating Interrupt Handler	.67
(5)	Interrupt Handlers that Are Not Managed by the OS	.70
(6)	Restrictions on Direct Interrupt Handler Usage	.71
(7)	Sample Definition File Information	.72
(8)	Task Switching from Interrupt Handler	.74



## (1) Modifying Interrupt Mask

Classification: Interrupt							
Question	HI7000/4	HI7700/4	HI7750/4	HI2000/3	HI1000/4		
Is the use of set_imask() to modif	y the interrup	t mask level p	prohibited?				
Answer							
set_imask() does not process the internal OS information. Accordingly, if a service call of the OS is issued after set_imask() is called, correct operation cannot be guaranteed.							
The OS recognizes the system state according to the interrupt mask information. The OS not only distinguishes between the task context and the non-task context but also manages the dispatch- disabled state and CPU-locked state in the task context, and the CPU-locked state in the non-task context. Service calls are used for processing of the internal information under the OS control in addition to interrupt mask processing							

For this reason, we recommend that the service call provided by the OS should be used to modify the interrupt mask level.



# (2) Multiple Interrupts

Classification: Interrupt								
Question	HI7000/4	HI7700/4	HI7750/4	HI2000/3	HI1000/4			
Does the number of interrupts that	t occur during	g system oper	ation affect s	ystem perform	nance?			
Answer								
The number of interrupts used do interrupts, when there are multipl greatest effect on system perform	es affect syste e interrupts, r ance.	em performan ather than the	ce. Specifica total number	lly, though, the state of interrupts	e levels of has the			
For example, if an interrupt occurs whose level is higher than the target interrupt function (hereafter called the interrupt handler), the higher-level interrupt handler is processed first and the target interrupt handler is suspended until the higher-level interrupt handler processing ends. The order of processing is determined by the interrupt levels rather than the order of occurrence, and in this way the interrupt levels affect system operation.								
If all interrupt handlers used in th emergency use may not be initiate cases.	e system are s ed immediate	set to the sam ly (interrupt a	e level, the in acceptance ma	terrupt handle ay be delayed	er for ) in some			
Accordingly, the interrupt levels must be carefully considered.	or processing	priority of the	e interrupt ha	ndlers used in	the system			
				(Continued of	n next page)			





### (3) Processing before Initiating Interrupt Handler



(Continued on next page)



### Answer

If it takes an extremely long time before an interrupt handler is initiated after an interrupt occurs, the following possible causes should be checked.

- A higher-level interrupt occurs when the interrupt handler is initiated.
- A higher-level interrupt occurs immediately before the interrupt handler is initiated.
- When the interrupt handler is initiated, interrupts for the current processing are masked with a higher-level than the interrupt level of the interrupt handler.



# (4) Terminating Interrupt Handler

Classification: Interrupt						
Question				HI2000/3	HI1000/4	
Should any interrupt handler whose level is not higher than the kernel interrupt mask level be terminated by ret_int even when it issues no service call?						
Answer						
After interrupt handler processing purposes.	g, the ret_int s	ervice call sh	ould be used	for the follow	ving	
<ul><li>To recognize the interrupt ness</li><li>To recognize the task switching</li></ul>	ting 1g					
By using ret_int for the above put	poses, correc	t return proce	essing will be	done.		
If the RTE instruction is used, execution returns to the interrupt generating function, and task switching due to a service call by the interrupt handler or the timeout task due to the timer handler cannot be recognized. This will result in a contradiction in the system status. To avoid such a contradiction, the HI series OS provides the ret_int service call.						
When the system uses the timeout function, interrupt handlers whose interrupt levels are lower than the timer driver interrupt level must be terminated by ret_int regardless of whether they issue service calls to recognize the timeout task due to the timer handler and avoid any contradiction in the system status.						
When the system does not use the timeout function, the termination of interrupt handlers depends on whether the handlers issue service calls.						
When the system does not use the timeout function and if all interrupt handlers in the system do not issue service calls affecting task switching, they can be terminated by the RTE instruction regardless of the interrupt nesting levels.						
				(Continued of	on next page)	



### Answer

When the system does not use the timeout function, and if some interrupt handlers issue service calls affecting task switching but interrupts are never nested, the interrupt handlers must be terminated in the following ways.

- The interrupt handlers that issue service calls affecting task switching must be terminated by ret\_int.
- The interrupt handlers that do not issue service calls affecting task switching must be terminated by the RTE instruction.

If interrupts are nested, the interrupt handlers must be terminated in the following ways.

- The interrupt handlers whose interrupt levels are not higher than any interrupt handlers that issue service calls affecting task switching must be terminated by ret\_int regardless of whether they issue service calls affecting task switching (because whether task switching is required must be recognized).
- The interrupt handlers that do not issue service calls affecting task switching and whose interrupt levels are higher than any interrupt handlers that issue service calls affecting task switching must be terminated by the RTE instruction.

Figure 1.43 shows a sample code of an interrupt handler.

#include "itron.h" #include "kernel.h" #include "kernel_id.h"	
extern VP int_stk001;	$\leftarrow$ (1)
static const VP p_stk = (VP) & int_stk001;	$\leftarrow (2) \\ \leftarrow (3) \\ \leftarrow (4)$
<pre>#pragma interrupt (Inhhdr (sp = p_stk, sy = \$ret_int))</pre>	< (+)
void Inhhdr (void){	
/* Interrupt handler processing */ }	
	<b>,</b> ,,

Figure 1.43 Sample Code of Interrupt Handler

RENESAS

(Continued on next page)

#### Answer

(1) Specify the allocated interrupt stack.

(2) Define the initial value of the stack pointer as a const type value.

(3) Declare the interrupt handler as an interrupt function by #pragma interrupt.

— Specify stack switching (sp=p\_stk)

— Specify interrupt function end (sy=\$ret\_int)

(4) Describe the interrupt handler as a void type function.



# (5) Interrupt Handlers that Are Not Managed by the OS

Classification: Interrupt						
Question	HI7000/4	HI7700/4	HI7750/4			
To process a specific interrupt handler prior to any other processing, an interrupt should be made without involving OS management. How can this be done?					d be made	
Answer						
Interrupt handlers higher than the kernel interrupt mask level are processed outside of the kernel management and are suitable when a specific interrupt handler should be processed without involving OS management. Note, however, that such interrupt handlers cannot issue any service call.						
call. In another way, the HI7000/4 provides the direct interrupt handler function, which initiates interrupt handlers without involving kernel operation. The direct interrupt handlers are also processed outside of the kernel management and cannot issue any service call, but this function is suitable for top-priority processing of a specific interrupt handler without involving OS management						



# (6) Restrictions on Direct Interrupt Handler Usage

Classification: Interrupt							
Question	HI7000/4						
Are there any restrictions on direct	et interrupt ha	ndler usage?					
Answer							
Note the following restrictions wh	nen using dire	ct interrupt h	andlers.				
• No service call can be issued from direct interrupt handlers.							
• Direct interrupt handlers must be defined through the configurator. (Dynamic creation is not available for direct interrupt handlers.)							
• The stack must be switched to that for interrupt handlers.							
• TRAPA #25 must be used to return from a direct interrupt handler.							
For details, also refer to the user's	manual of th	For details, also refer to the user's manual of the OS used.					



# (7) Sample Definition File Information

Classification: Interrupt						
Question				HI2000/3	HI1000/4	
Our system has the following con	figuration:					
[Interrupt mode: 2]						
Interrupt mode: 2] NMI: Not used Interrupt level 7: Not used Interrupt level 6: Kernel and cyclic handler (TPU0) Interrupt level 5: Timer interrupts (TPU1, 2, 3, 4, and 5) Interrupt level 4: External interrupts (IRQ0, 10, and 15) Interrupt level 3: External interrupts (IRQ1 and 11) Interrupt level 2: External interrupts (IRQ4 and 5) Interrupt level 1: DMAC (DMTEND0A) Interrupt level 0: Not used If interrupts can be nested at the maximum level, please answer the following questions.						
1. What level is the nesting of interrupts which are equal to or lower than the kernel interrupt mask level?						
2. What level is the nesting of interrupts which are higher than the kernel interrupt mask level (including NMI)?						
3. What level is the nesting of interrupts which are equal to or lower than the kernel interrupt mask level and higher than the timer interrupt level?						
4. What level is the nesting of in mask level and higher than the	4. What level is the nesting of interrupts which are equal to or lower than the kernel interrupt mask level and higher than the TPU0 interrupt level?					
5. What level is the nesting of in mask level and higher than the	terrupts which e IRQ0 interru	h are equal to upt level?	or lower than	n the kernel in	iterrupt	

(Continued on next page)



#### Answer

### A1:

Interrupts equal to or lower than the kernel interrupt mask level will be nested when a level-1 interrupt occurs during task execution or when a level-2 interrupt handler is executed during level-1 interrupt handler processing. As the kernel interrupt mask level is 6, interrupts equal to or lower than level 6 will be nested unconditionally. Therefore, the nesting level for interrupts equal to or lower than the kernel interrupt mask level is 6.

## A2:

As no interrupt is defined as higher than the kernel interrupt mask level, the nesting level for interrupts higher than the kernel interrupt mask level (including NMI) is 0.

## A3:

The cyclic handler (TPU0) satisfies the condition for interrupts equal to or lower than the kernel interrupt mask level (level 6 in this case) and higher than the timer interrupt level (level 5 in this case). Therefore, the nesting level is 1.

## A4:

There is no interrupt handler defined as being equal to or lower than the kernel interrupt mask level (level 6 in this case) and higher than the TPU0 interrupt level (level 6 in this case). Therefore, the nesting level is 0.

### A5:

The timer interrupts (TPU1, 2, 3, 4, and 5) and cyclic handler (TPU0) satisfy the condition for interrupts equal to or lower than the kernel interrupt mask level (level 6 in this case) and higher than the IRQ0 interrupt level (level 4 in this case). Therefore, the nesting level is 2.



# (8) Task Switching from Interrupt Handler

Classification: Interrupt						
Question				HI2000/3	HI1000/4	
After irot_rdq(0) is executed in a Why is this?	n interrupt ha	ndler, task sw	itching does r	not immediate	ely occur.	
Answer						
Task switching occurs when the dispatcher is initiated after the interrupt handler processing is completed. However, the dispatcher may not be initiated for the following reasons. Check the description of the interrupt handler that issues $irot_rdq(0)$ and the system status when an interrupt occurs.						
1. Descriptions in the interrupt h	andler	·		1		
For the HI2000/3, the interrup compiler as follows.	ot handler is w	ritten by usin	ig an assembly	y directive of	the cross	
#pragma interru	#pragma interrupt (parameter1 (sp = parameter2, sy = parameter3) )					
<ol> <li>parameter1: Start address of the interrupt handler</li> <li>parameter2: Bottom address of the stack area for the interrupt handler</li> <li>parameter3: Interrupt handler termination processing</li> </ol>						
Figure 1.4	Figure 1.44 Example of #pragma interrupt Usage					
parameter3 should be specified as follows according to the combination of the interrupt level of the interrupt handler and the kernel interrupt mask level.						
(1) No service call can be issued by an interrupt handler whose interrupt level is higher than the kernel interrupt mask level. Because such an interrupt handler must be terminated by the RTE instruction, parameter3 should not be specified (written).						

(Continued on next page)



#### Answer

(2) An interrupt handler whose interrupt level is equal to or lower than the kernel interrupt mask level must issue the ret\_int service call during interrupt handler termination processing. Therefore, parameter3 should be specified as sy = \$ret\_int.

If termination processing is not specified for an interrupt handler equal to or lower than the kernel interrupt mask level, task scheduling will not occur after interrupt handling.

2. System state when the interrupt handler processing ends

Task scheduling may not occur depending on the system state when the interrupt cause is generated as follows.

- (1) If the system is in the dispatch-disabled state when the interrupt cause is generated, which means that task switching is disabled, the task being executed when the interrupt occurs continues processing after the interrupt handler processing ends.
- (2) Even if the system is in the task RUNNING state, if the interrupt mask level is set to a value other than 0 by the chg\_ims service call issued by the task being executed at that time, the task being executed when the interrupt occurs continues processing after the interrupt handler processing ends.



# 1.6 Event Flags

### 1.6.1 Specification of Event Flag Clearing

The specification of event flag clearing (TA\_CLR attribute setting) differs among the HI series OS specifications as follows.

#### Table 1.20 Differences in Specification of Event Flag Clearing

HI Series OS	Specification of Event Flag Clearing
HI2000/3	Specified for each task as a parameter (the fourth parameter) when a service call is issued
HI7000/4 and HI1000/4	Specified for each event flag when an event flag is created

Figure 1.45 gives an overview of the event flag processing when event flag clearing is not specified.



Figure 1.45 Overview of Event Flag Processing without Clearing

- 1. Tasks A, B, and C wait for an event flag.
- 2. Task X (or an interrupt handler) reports an event (sets a bit pattern) for the event flag.
- 3. The event flag clears the WAITING state of the tasks whose condition is satisfied (tasks B and C).

### (1) Specification of TA\_CLR Attribute in HI2000/3

Figure 1.46 gives an overview of the event flag processing in the HI2000/3 when event flag clearing is specified.



Figure 1.46 Overview of Processing with Clearing (HI2000/3)

- 1. Tasks A, B, and C wait for an event flag.
- 2. Task X (or an interrupt handler) reports an event (sets a bit pattern) for the event flag.
- 3. The event flag clears the WAITING state of the task whose condition is satisfied (task B) and immediately clears the bit pattern of the event flag.

RENESAS

When the TA\_CLR attribute is specified, all bits in the bit pattern for the event flag are cleared when one waiting task is released from the WAITING state, and no more tasks are released from the WAITING state. The bit pattern before clearing is returned as the event flag bit pattern information at WAITING state clearing.

## (2) Specification of TA\_CLR Attribute in HI7000/4 Series and HI1000/4

Figure 1.47 gives an overview of the event flag processing in the HI7000/4 series and HI1000/4 when event flag clearing is specified.



### Figure 1.47 Overview of Processing with Clearing (HI7000/4 Series and HI1000/4)

- 1. Tasks A, B, and C wait for an event flag.
- 2. Task X (or an interrupt handler) reports an event (sets a bit pattern) for the event flag.
- 3. The event flag clears the WAITING state of the task whose condition is satisfied (task B) and immediately clears the bit pattern of the event flag.

The HI7000/4 series and HI1000/4 differ from the HI2000/3 in that event flag clearing is specified for the event flag itself.

## 1.6.2 FAQ about Event Flags

This section answers a question about event flags which is frequently asked by users of the HI series OS.

FAQ Contents:

(1)	Clearing Event Flags	30
-----	----------------------	----



# (1) Clearing Event Flags

Classification: Event flag								
Questio	n	HI7000/4	HI7700/4	HI7750/4	HI2000/3	HI1000/4		
Is there any way to clear an event flag after multiple tasks waiting for the same flag pattern are made ready?								
Answei	r							
A flag f from the the flag	battern can be cleared after e WAITING state. The fol through a task and when	r multiple tasl llowing descr setting it thro	ks waiting for ibes how to c ugh an interru	the same flag lear the flag in pt handler.	g pattern are r n two cases: v	eleased vhen setting		
1. Sett	ing the Flag through a Tas	k						
Spe	cify a higher priority level	to the task th	at sets the even	ent flag patter	n than the tas	ks waiting		
that	sets the flag pattern. Perfo	orm the flag p	attern clearin	g processing	after the setting	io the task		
proc	cessing. Figure 1.48 shows	s a sample co	de.	01 0		C		
	#include "itrop h"							
	#include "kernel.h" #include "kernel_id.h"							
	#pragma noregsave(EventFla	g_Set_Task)						
	void EventFlag_Set_Task(VP_ {	_INT exinf)						
	ER ercd;							
	(processing description omi	tted)						
	ercd = set_flg((ID)flgid, (FLGPTN)setptn); /* Sets event flag */ if(ercd != E_OK){ /* Error processing */							
	<pre>}else{     ercd = clr_flg((ID)flgid, (FLGPTN)clrptn);    /* Clears event flag pattern */     if(ercd != E_OK){         /* Error processing */     }</pre>							
	} (processing description omitted)							
	Figure 1.48 Sample Code when a Task Sets the Event Flag							
	on the rest of the							

RENESAS

(Continued on next page)

### Answer

2. Setting the Flag through an Interrupt Handler

As the interrupt handler processing takes priority over the task and dispatcher processing, an event flag can be cleared after multiple tasks waiting for the flag pattern are released from the WAITING state by successively setting and clearing the event flag. Figure 1.49 shows a sample code.

```
#include "itron.h"
#include "kernel.h"
#include "kernel_id.h"
void EventFlag_Set_Interrupt(void)
{
ER ercd;
  (processing description omitted)
  ercd = iset_flg((ID)flgid, (FLGPTN)setptn); /* Sets event flag */
  if(ercd != E_OK){
    /* Error processing */
  }else{
     ercd = iclr flg((ID)flgid, (FLGPTN)clrptn); /* Clears event flag pattern */
     if(ercd != E OK){
      /* Error processing */
     3
  (processing description omitted)
}
```

Figure 1.49 Sample Code when an Interrupt Handler Sets the Event Flag



# 1.7 Semaphore

### 1.7.1 Task Deadlock by Using Semaphore

A semaphore is used to manage resources that require exclusive control (such resources include software resources such as shared memory or non-reentrant functions in addition to hardware resources).

Figure 1.50 shows an example of semaphore usage.



Figure 1.50 Semaphore Usage Example

- 1. A task obtains the semaphore.
- 2. Processing is performed by using the obtained resource.
- 3. The task releases the resource after completing the processing.

To use a resource that requires exclusive control, first obtain the semaphore, and then perform processing by using the resource. After completing the processing, release the semaphore.

The kernel does not provide a function to automatically release the obtained resource when the task completes processing; the task must always release the obtained semaphore when completing its processing.

Figure 1.51 shows an example of deadlock (tasks cannot operate).





Figure 1.51 Deadlock Example (Tasks Cannot Operate)

- 1. Task 1 obtains semaphore 1.
- 2. An interrupt occurs, and the interrupt handler processing switches tasks (from task 1 to task 2).
- 3. Task 2 obtains semaphore 2.
- 4. Task 2 requests semaphore 1 but cannot obtain it because the resource (semaphore) has been obtained by task 1. Task 2 enters the WAITING state for release of the resource and tasks are switched (from task 2 to task 1).
- 5. Task 1 requests semaphore 2 but cannot obtain it because the resource (semaphore) has been obtained by task 2. Task 1 enters the WAITING state for release of the resource.

As a result, tasks 1 and 2 both wait for a semaphore which has been obtained by the other, and they will never be released from the WAITING state. This state is called deadlock.

Such deadlock cases cannot be avoided within the OS, and must be examined and solved during the design steps of the application (user system).



# 1.8 Mutex

### 1.8.1 Priority Inversion

Figure 1.52 gives an overview of priority inversion.



Figure 1.52 Overview of Priority Inversion

- 1. Task 3 obtains semaphore 1 and continues processing.
- 2. An interrupt occurs and the interrupt handler processing switches tasks (from task 3 to task 1).
- 3. Task 1 requests semaphore 1 but cannot obtain it because the resource (semaphore) has been obtained by task 3. Task 1 enters the WAITING state for release of the resource, and tasks are switched (from task 1 to task 3).
- 4. An interrupt occurs and the interrupt handler processing switches tasks (from task 3 to task 2).
- 5. Task 2 issues an event wait request and tasks are switched (from task 2 to task 3).
- 6. Task 3 completes the processing that uses the resource, and releases semaphore 1. At this time, task 1, which has been waiting for release of the resource, obtains semaphore 1 and resumes processing.

Higher-priority task 1 should be executed instead of task 2, but it cannot be executed because the resource (semaphore) needed for task 1 processing has been obtained by lower-priority task 3. Such a problem where a higher-priority task is kept pending because of the lower-priority task processing is called priority inversion.

### 1.8.2 Overview of Mutex Processing

Figure 1.53 gives an overview of mutex processing.



Figure 1.53 Overview of Mutex Processing

- 1. Task 3 obtains mutex 1 and continues processing. (At this time, the priority of task 3 is raised from 3 to 1 (ceiling priority).)
- 2. An interrupt occurs and the interrupt handler processing wakes up task 1. However, task switching does not occur because task 3 has the highest priority (task 3 is held at priority 1 and continues processing).
- 3. An interrupt occurs and the interrupt handler processing wakes up task 2. However, task switching does not occur because task 3 has the highest priority (task 3 is held at priority 1 and continues processing).

RENESAS

- 4. Task 3 completes the processing that uses the resource, and releases mutex 1. (At this time, the priority of task 3 is restored from 1 to 3, and control is switched to task 1.)
- 5. Task 1 obtains mutex 1 and continues processing. (At this time, the priority of task 1 is raised from 1 to 1 (ceiling priority).)

The task that obtains a mutex (locks a mutex) is executed by being automatically raised to the ceiling priority specified for the mutex, and can continue processing without entering the WAITING state even when task 1 or 2 becomes ready.

When task 3 releases the mutex (unlocks the mutex), it is modified back to the previous priority and tasks 1 and 2 are executed in that order.


## 1.9 Mailbox

### 1.9.1 Overview of Mailbox Processing

Table 1.21 summarizes the advantages and disadvantages of using mailboxes.

#### Table 1.21 Advantages and Disadvantages of Using Mailboxes

Ad	lvantages	Disadvantages		
•	Small overhead because only the message storing address is transferred.	Shared memory (or a shared address space) must be prepared.		
•	No limitation on the message amount because the messages are managed by using a link list.			

A large amount of message can be sent.

Figure 1.54 gives an overview of mailbox processing.



#### Figure 1.54 Overview of Mailbox Processing

RENESAS

- 1. Allocate a memory area where a message is to be stored, and write a message in that area.
- 2. Issue a snd\_mbx service call to send the message address to the mailbox.
- 3. Issue a rcv\_mbx service call to receive the message address from the mailbox.
- 4. Read the information in the area indicated by the received message address.

## 1.9.2 Overview of Sending a Message Using Mailbox

Figure 1.55 gives an overview of sending a message using a mailbox.



Figure 1.55 Overview of Sending a Message Using Mailbox

At the head of each message, a kernel management area must be allocated to manage the link list. This area is called a message header.

As the managing method, the FIFO (first-in first-out) method or message priority method can be selected. Accordingly, the message header format to be sent differs depending on the mailbox message managing method.

Figure 1.56 shows the message header formats for these two methods.





Figure 1.56 Message Header Formats

As the HI series OS cannot distinguish between these message header formats, note the combinations of the mailbox attribute and message header shown below.

Table 1.22	<b>Combinations of Mailbox Attribute and Message Header</b>
------------	-------------------------------------------------------------

Message Managing	Message Header		
Method	FIFO	Message Priority	
FIFO	Handled correctly.	No effect on processing but memory space is wasted.	
Message priority	First 4 bytes of the user message Handled correctly. area is handled as the priority area.*		
Note: * Some mes the first 4 t	sages may not be sent (an error may o bytes of the user message area in some	occur) because of the information in e cases.	

In addition, the following notes must be observed when sending message data.

#### Notes when sending message data

- (1) Do not modify the kernel management area after sending the message data.
- (2) When sending message data for the first time, send it with the kernel management area cleared to 0. Figure 1.57 shows a sample code for sending message.



#include "itron.h" #include "kernel.h" #include "kernel id.h" #pragma noregsave (Task) typedef struct user\_msg{ } ← (1) . T\_MSG t\_msg; В data[10]; } USER\_MSG; // typedef struct user\_primsg{ // T\_MSG\_PRI t\_pri\_msg; // B data[10]: // } USER\_PRIMSG; void Task(VP\_INT exinf) ER ercd: USER\_MSG \*message; (description omitted) ercd = get\_mpf((ID)mpfid, (VP)message);  $\leftarrow$  (3) if(ercd != E\_OK){ /\* Error processing \*/ } /\* User message storing processing \*/ message->t msg.msghead = 0;  $\leftarrow$  (4) // message->t\_pri\_msg.msghead = 0; ← (5) ercd = snd\_mbx((ID)mbxid, (T\_MSG \*)message); ← (6) if(ercd != E OK){ /\* Error processing \*/ (description omitted) ext tsk(); }

## Figure 1.57 Sample Code for Sending Message

- 1. Declares a user message (message header for FIFO management).
- 2. Declares a user message (message header for message priority management).
- 3. Allocates a memory area for the message.
- 4. Clears the kernel management area in the message to 0 (for FIFO management).
- 5. Clears the kernel management area in the message to 0 (for message priority management).

RENESAS

6. Sends the message.

## 1.9.3 Overview of Receiving a Message Using Mailbox

The following gives an overview of receiving a message using a mailbox.



Figure 1.58 Overview of Receiving Message for Mailbox with Messages





Figure 1.59 Overview of Receiving Message for Mailbox with No Messages



## 1.9.4 FAQ about Mailbox

This section answers a question about mailbox which is frequently asked by users of the HI series OS.

FAQ Contents:



## (1) Sequential Transfer to Mailbox

Classification: Mailbox					
Question	HI7000/4	HI7700/4	HI7750/4	HI2000/3	HI1000/4
Is it possible to send the same me	ssage sequent	tially to a mai	lbox?		
Answer					
The same message must not be see has not yet been received, the mes damaged.	quentially sersage manage	nt to a mailbo ement informa	x. If attempte ttion(link list)	d while the se of the mailbo	ent message ox will be
The same message can be sent ag been received by the target task. I	ain only after Figure 1.60 sh	confirming the confirming the confirming the confirming the confirmed states and the confirming	hat the previo edure.	usly sent mes	sage has
Creates a message to send	Mailbox		rcv_	mbx received message	Đ
Same message can be sent sequentially.	Mailbox		snd_	_mbx	_
Figure 1.60 Example of Checking that Message is Received					

## 1.10 Message Buffer

### 1.10.1 Overview of Message Buffer Processing

Table 1.23 summarizes the advantages and disadvantages of using message buffers.

#### Table 1.23 Advantages and Disadvantages of Using Message Buffers

# Advantages Disadvantages No shared memory (nor shared address space) Large overhead because a message itself is sent.

is required

Figure 1.61 gives an overview of message buffer processing.



Figure 1.61 Overview of Message Buffer Processing

- 1. Allocate a memory area where a message is to be stored, and write a message in that area.
- 2. Issue a snd\_mbf service call to send the message to the message buffer.
- 3. Issue a rcv\_mbf service call to receive the message from the message buffer.
- 4. Read the received information.



In the HI series OS, a message buffer with buffer size = 0 can be created. Note the following in this case.

- No message can be stored in a message buffer with buffer size = 0, and the receiving task completely synchronizes with the sending task.
- A message is copied from the sending task to the receiving task at one time, which can reduce the copying steps through the message buffer.

## 1.10.2 Overview of Sending a Message Using Message Buffer

The message buffer processing differs depending on the sufficiency of free space in the message buffer as follows.

#### Table 1.24 Message Sending Processing Depending on Free Space in Message Buffer

Free Space Found in Message Buffer	Insufficient Free Space in Message Buffer
A sent message is stored in the message buffer and the sending task continues processing.	The sending task is placed in the WAITING state for message sending until sufficient space to store the sent message is created in the message buffer.







Figure 1.62 Overview of Sending a Message for Message Buffer with Enough Free Space



Figure 1.63 gives an overview of sending a message when the message buffer does not have sufficient free space.



Figure 1.63 Overview of Sending a Message for Message Buffer with Insufficient Free Space



## 1.10.3 Overview of Receiving a Message Using Message Buffer

The following gives an overview of receiving a message using a message buffer.



Figure 1.64 Overview of Receiving Message for Message Buffer with Messages





Figure 1.65 Overview of Receiving Message for Message Buffer with No Messages



## 1.11 Data Queue

## 1.11.1 Overview of Data Queue Processing

Table 1.25 summarizes the advantages and disadvantages of using data queues.

#### Table 1.25 Advantages and Disadvantages of Using Data Queues

Advantages		Disadvantages	
•	No shared memory (nor shared address space) is required	A large amount of message cannot be sent because the message size is fixed.	
•	A message itself is copied, but its size is fixed at 4 bytes (the overhead is small).		

Figure 1.66 gives an overview of data queue processing.



Figure 1.66 Overview of Data Queue Processing

- 1. Allocate a memory area where a message is to be stored, and write a message in that area.
- 2. Issue a snd\_dtq service call to send the message to the data queue.
- 3. Issue a rcv\_dtq service call to receive the message from the data queue.
- 4. Read the received information.



## 1.11.2 Overview of Sending a Message Using Data Queue

The data queue processing differs depending on the sufficiency of free space in the data queue as follows.

## Table 1.26 Message Sending Processing Depending on Free Space in Data Queue

Free Space Found in Data Queue	Insufficient Free Space in Data Queue	
A sent message is stored in the data queue and the sending task continues processing.	The sending task is placed in the WAITING state for message sending until sufficient space to store the sent message is created in the data queue.	

Figure 1.67 gives an overview of sending message when the data queue has free space.







Figure 1.68 gives an overview of sending message when the data queue does not have sufficient free space.

Figure 1.68 Overview of Sending a Message for Data Queue with Insufficient Free Space

The data queue has the forcible send function.

The forcible send function overwrites the oldest data in the data queue with the sent data when the data queue area does not have sufficient free space to store the sent message data. Note that the overwritten data is managed as the latest data, and thus is read last.







Figure 1.69 Overview of Forcible Send Processing by Data Queue



## 1.11.3 Overview of Receiving a Message Using Data Queue

The following gives an overview of receiving a message using a data queue.



Figure 1.70 Overview of Receiving Message for Data Queue with Messages



Figure 1.71 Overview of Receiving Message for Data Queue with No Messages



## 1.12 Memory Pool

## 1.12.1 Fragmentation

Fragmentation means that the used area in memory is divided into small non-contiguous pieces. Figure 1.72 gives an overview of fragmentation.





- 1. Task 1 requests and obtains a 200-byte area.
- 2. An interrupt occurs and the interrupt handler switches tasks (from task 1 to task 2).
- 3. Task 2 requests and obtains a 100-byte area. (The processing using the obtained memory area switches tasks (from task 2 to task 1).)
- 4. Task 1 returns the previously obtained 200-byte area.
- 5. An interrupt occurs and the interrupt handler switches tasks (from task 1 to task 3).
- 6. Task 3 requests a 500-byte area, but enters the WAITING state for a free area because the maximum contiguous free area is 300 bytes even though the total free area is 500 bytes.

RENESAS

Such a condition, as shown above, is called fragmentation.

The HI series OS does not provide garbage collection, which solves fragmentation problems.

Fragmentation of the memory pool area must be solved through an application (user system).



## 1.12.2 FAQ about Memory Pool

This section answers a question about memory pool which is frequently asked by users of the HI series OS.

## FAQ Contents:

(1)	Use of malloc() function	110	0
-----	--------------------------	-----	---



## (1) Use of malloc() function

Classification: Memory pool					
Question	HI7000/4	HI7700/4	HI7750/4	HI2000/3	HI1000/4
Is it possible to use the malloc() for	unction in the	system using	, the μITRON	-based OS?	
Answer					
The malloc() function cannot be used in the system using the $\mu$ ITRON-based OS.					
The OS cannot recognize the area allocated by the malloc() function.					
If the area allocated by the malloc() function overlaps the area allocated by the memory pool functions, data may be damaged.					
Accordingly, when the system must manage memory, use the memory pool functions provided by the OS.					



## **1.13** Time Management

## 1.13.1 Concept of Time Management

Table 1.27 shows the meaning of parameter tmout used in the time management function.

## Table 1.27 Meaning of Parameter tmout

HI Series OS	tmout Meaning
HI7000/4 series and HI1000/4	tmout value (ms)
HI2000/3	tmout value $\times$ hardware timer cycle time

Figure 1.73 shows an example of processing when  $tslp_tsk(3)$  is executed with the hardware timer cycle specified as 1 ms (CFG\_TICNUME = 1 and CFG\_TICDENO = 1).



Figure 1.73 Overview of tslp\_tsk(3) Processing



Table 1.28 describes the error between the tmout value and the obtained timeout period shown in the above figure.

<b>Table 1.28</b>	Error	when	Issuing	tslp_	_tsk(3)
-------------------	-------	------	---------	-------	---------

HI Series OS	tmout Value	Error
HI7000/4 series	tmout value = 3	Period after the service call is issued to register
and HI1000/4	Wait time is 3 ms	the task under the timer control and until the next time tick is supplied (X)
HI2000/3	tmout value = 3	Period after a hardware timer cycle is started
	Third hardware timer cycle	and until the service call is issued to register the task under the timer control (Y)

See figure 1.74 for errors (X) and (Y).



Figure 1.74 Error in tslp\_tsk(3) Processing

The error affects the hardware timer cycle time. Table 1.29 shows the relationship between the hardware timer cycle time and the error.

Hardware Timer Cycle Time	Advantages	Disadvantages
When a shorter time is specified	The error in time management is reduced.	As the hardware timer cycle processing is increased, the time that can be assigned to task processing is reduced.
When a longer time is specified	As the hardware timer cycle processing is reduced, the time that can be assigned to task processing is increased.	The error in time management is increased.

<b>Table 1.29</b>	Hardware Timer	Cycle Time and Error
-------------------	----------------	----------------------

## 1.13.2 Modification of Hardware Timer Cycle Unit

This section describes how to modify the hardware timer cycle unit by using the following means.

- HI7000/4 series and HI1000/4: Configurator
- HI2000/3: Header file for timer driver

#### (1) HI7000/4 Series and HI1000/4

The hardware timer cycle time (time of the time tick supplying cycle, hereinafter called the time tick cycle time) is set as 1 ms at default and can be modified through the configurator.

Figure 1.75 shows the configurator window for time management settings.





Figure 1.75 Configurator Window for Time Management Settings

As shown in the window, the time tick cycle is expressed by CFG\_TICNUME (the numerator of the time tick cycle) and CFG\_TICDENO (the denominator of the time tick cycle) in the following expression.



Figure 1.76 Calculation of Time Tick Cycle

This setting controls the time tick cycle (1 ms at default) so that it can be longer or shorter. In the default settings, the 1-ms time tick cycle base is defined as divided into 1/1, that is, the parameters are specified as CFG\_TICNUME = 1 and CFG\_TICDENO = 1. The default time tick cycle is used for time management of the whole system.

CFG\_TICNUME and CFG\_TICDENO can be set to the following values.

- CFG\_TICNUME (numerator of the time tick cycle): 1 to 65,535
- CFG\_TICDENO (denominator of the time tick cycle): 1 to 100

Accordingly, the 1-ms time tick cycle can be modified into a minimum of 0.01 ms (10  $\mu$ s: CFG\_TICNUME = 1 and CFG\_TICDENO = 100, that is, 1/100) and a maximum of 65,535 ms (65 s: CFG\_TICNUME = 65,535 and CFG\_TICDENO = 1, that is, 65,535/1).

#### (2) HI2000/3

The hardware timer cycle time is set as 1 ms in the standard sample program and can be modified in the definition in the header file for the timer driver.

Figure 1.77 shows the header file for the timer driver in the standard sample program.

<pre>* name = _HIPRG_TIMINI : H8S/2655 TPU0 initialize handler ; * * function = ; * * function = ; * * date = 99/02/22 ; * * author = Hitachi, Ltd. ; * * author = Hitachi, Ltd. ; * * author = public ; * * class = system ; * input = ccr(B): interrupt disable ; * * input = ccr(B): interrupt disable ; * * output = all register unchanged ; * (description omitted) Hardware timer cycle time</pre>	;##### set	ting data ##################################		-	
<pre>;* name = _HIPRG_TIMINI : H8S/2655 TPU0 initialize handler ;</pre>	(description omitted)		Hardware timer cycle time		
<pre>** name = _HIPRG_TIMINI : H8S/2655 TPU0 initialize handler ; * ** function = ; * ** function = ; * ** date = 99/02/22 ; * ** author = Hitachi, Ltd. ; * ** author = Hitachi, Ltd. ; * ** author = public ; * ** class = system ; * ** linkage = ; * ** linkage = ; * ** input = ccr(B): interrupt disable ; * ** input = ccr(B): interrupt disable ; * ** output = all register unchanged ; * ;* end of specifications ; *</pre>	***************************************	***************************************	*****	*****	
** name       = _HIPRG_TIMINI : H8S/2655 TPU0 initialize handler;       *         ** function       =       ;       *         ** notes       =       ;       *         ** otates       =       ;       *         ** date       = 99/02/22       ;       *         ** author       = Hitachi, Ltd.       ;       *         ;* attribute       = public       ;       *         :* class       = system       ;       *         :* linkage       =       ;       *         ;* input       = ccr(B): interrupt disable       ;       *         ;* output       = all register unchanged       ;       *	;* end of sp	ecifications ;		*	
** name       = _HIPRG_TIMINI : H8S/2655 TPU0 initialize handler ;       *         ** function       =       ;       *         ** function       =       ;       *         ** notes       =       ;       *         ** date       = 99/02/22       ;       *         ** author       = Hitachi, Ltd.       ;       *         ** authot       = public       ;       *         ** class       = system       ;       *         ** linkage       =       ;       *         ** input       = ccr(B): interrupt disable       ;       *         ;*       = exr(B): interrupt disable       ;       *	;* output	= all register unchanged	;	*	
<pre>;* name = _HIPRG_TIMINI : H8S/2655 TPU0 initialize handler ;</pre>	• * 7	= exr(B): interrupt disable	;	*	
;* name       = _HIPRG_TIMINI : H8S/2655 TPU0 initialize handler ;       *         ;* function       =       ;       *         ;* notes       =       ;       *         ;* notes       =       ;       *         ;* date       = 99/02/22       ;       *         ;* author       = Hitachi, Ltd.       ;       *         ;* attribute       = public       ;       *         ;* class       = system       ;       *         ;* linkage       =       ;       *	;* input	= ccr(B): interrupt disable	;	*	
;* name       = _HIPRG_TIMINI : H8S/2655 TPU0 initialize handler ;       *         ;* function       =       ;       *         ;* notes       =       ;       *         ;* notes       =       ;       *         ;* date       = 99/02/22       ;       *         ;* author       = Hitachi, Ltd.       ;       *         ;* attribute       = public       ;       *         ;* class       = system       ;       *	;* linkage	=	;	*	
<pre>;* name = _HIPRG_TIMINI : H8S/2655 TPU0 initialize handler ; * * function = ; * * * * * * * * * * * * * * * * * * *</pre>	;* class	= system	;	*	
<pre>;* name = _HIPRG_TIMINI : H8S/2655 TPU0 initialize handler ; * * function = ; * ;* notes = ; * ;* notes = ; * ;* date = 99/02/22 ; * ;* author = Hitachi, Ltd. ; *</pre>	;* attribute	= public	;	*	
<pre>i* name = _HIPRG_TIMINI : H8S/2655 TPU0 initialize handler ; * i* function = ; * i* notes = ; * i* date = 99/02/22 ; *</pre>	;* author	= Hitachi, Ltd.	;	*	
;* name = _HIPRG_TIMINI : H8S/2655 TPU0 initialize handler ; * ;* function = ; * :* notes = ; *	;* date	= 99/02/22	;	*	
;* name = _HIPRG_TIMINI : H8S/2655 TPU0 initialize handler ; * :* function = : *	;* notes	=	;	*	
:* name = HIPRG_TIMINI : H8S/2655 TPU0 initialize handler : *	* function	=	;	*	
	;* name	= HIPRG_TIMINI : H8S/2655 TPU0 initialize han	dler :	*	

Figure 1.77 Header File for Timer Driver in Standard Sample Program (2655ause.src)

An example of the hardware timer cycle time calculation is shown below.

## Reference: Calculation of Hardware Timer Cycle Time

This example describes how to obtain the 10-ms hardware timer cycle time when the H8S/2655 (whose operating frequency is 20 MHz) is used in the HI2000/3.



The hardware timer cycle time (T) is determined by the counter clock cycle time (t) and counter value (n) as follows.

 $T = \{t \times (n+1)\}$ 

Value t is determined by the counter clock ( $\phi/1$ ,  $\phi/4$ ,  $\phi/16$ , or  $\phi/64$ ) selected in the timer control register (TCR).

When the CPU clock ( $\phi$ ) is 20 MHz, value t becomes as follows.

- Counter clock =  $\phi/1$ : t = 50 ns
- Counter clock =  $\phi/4$ : t = 200 ns
- Counter clock =  $\phi/16$ : t = 800 ns
- Counter clock =  $\phi/64$ : t = 3.2 µs

Value n is determined by setting a value from 0x0000 to 0xFFFF in output compare match A (TGRA). Accordingly, when the CPU clock ( $\phi$ ) is 20 MHz, value T falls within the following ranges.

- Counter clock =  $\phi/1$ : T = 50 ns to 3.27 ms
- Counter clock =  $\phi/4$ : T = 200 ns to 13.1 ms
- Counter clock =  $\phi/16$ : T = 800 ns to 52.4 ms
- Counter clock =  $\phi/64$ : T = 3.2 µs to 209.7 ms

[Calculation of 10-ms cycle]

Output compare match A (TGRA) = Timer cycle time (s)  $\times$  n – 1

In the above formula, timer cycle time (s) =  $10 \times 10^{-3}$  to specify a 10-ms timer cycle time. When the CPU clock ( $\phi$ ) is 20 MHz and  $\phi/16$  is selected as the counter clock, value n is obtained as follows.

 $n=20\times 10^6\div 16$ 

Accordingly, output compare match (TGRA) becomes as follows:

Output compare match A (TGRA) = Timer cycle time (s) × n – 1 =  $(10 \times 10^{-3}) \times (20 \times 10^{6} \div 16) - 1$ = 12,499 (0x30D3)

To obtain a 10-ms timer cycle time (s) when using 20-MHz CPU clock ( $\phi$ ), the value set to output compare match A (TGRA) should be 12,499 (0x30D3).

## 1.13.3 Cyclic Handler

## (1) HI7000/4 Series and HI1000/4

Figure 1.78 shows an example of cyclic handler initiation when the initiation phase is 2 ms, the initiation cycle is 3 ms, and the hardware timer cycle is set to 1 ms (CFG\_TICNUME = 1 and CFG\_TICDENO = 1).



Figure 1.78 Overview of Cyclic Handler Initiation (HI7000/4 Series and HI1000/4)

#### (2) HI2000/3

Figure 1.79 shows an example of cyclic handler initiation when the cyclic initiation interval is 3 ms and the hardware timer cycle is set to 1 ms.



Figure 1.79 Overview of Cyclic Handler Initiation (HI2000/3)

RENESAS

## 1.13.4 Overview of Timer Management Processing

The following gives an overview of timer management processing.



Figure 1.80 Overview of Timer Driver Processing (HI7000/4 Series)



Figure 1.81 Overview of Timer Driver Processing (HI2000/3 and HI1000/4)

The following items also affect the time for timer driver processing.

- Number of alarm handlers to be initiated at the same time (only for HI7000/4 series)
- Number of cyclic handlers to be initiated at the same time
- Number of tasks to generate timeout at the same time
- Number of tasks to initiate overrun handler at the same time (only for HI7000/4 series)

If the number of tasks to generate timeout or the number of handlers (cyclic handlers and alarm handlers) to be initiated at the same time becomes large, the corresponding service processing should be repeated more times, which will result in increased timer driver processing time. If the timer driver processing time is increased, the following problems will arise.

- Degradation in response to other interrupts
- Delay in system time





## Section 2 Application Program Creation

## 2.1 Overview of Processing from Reset to Task Initiation

Figure 2.1 gives an overview of the processing after a CPU reset (including a power-on reset) and until task initiation in the HI series OS.



Figure 2.1 Procedure after CPU Reset and Until Task Initiation

When a CPU reset signal is input, the CPU initialization routine defined at the reset vector is initiated.



## 2.2 Overview of CPU Initialization Routine

The CPU initialization routine carries out the processing needed for the entire software, including the kernel, to operate. To be more specific, the CPU initialization routine includes the following processing.

- Sets up the bus state controller (BSC) to enable external memory (such as SDRAM or SRAM).
- Specifies the stack pointer for the CPU initialization routine.
- Initializes the sections.

The CPU initialization routine carries out the initialization necessary for the microcomputer and hardware used, and thus the CPU initialization routine must be created in the application in accordance with the microcomputer and hardware.

The CPU initialization routine cannot be written entirely in C language; part of it must be written in assembly language.

A C program accesses the stack (memory). If the stack area is accessed before the necessary settings are completed, a CPU exception may occur (a CPU exception causes abnormal system termination (system down)). Accordingly, the CPU initialization routine must be written in assembly language until the stack settings are completed.

The HI series OS provides sample files of the CPU initialization routine. Refer to it and create the CPU initialization routine in accordance with the hardware and microcomputer used.

Table 2.1 summarizes the sample CPU initialization routine.
HI Series OS	Assembly-Language Descriptions	C-Language Descriptions				
HI7000/4 series	<ul> <li>BSC settings to enable external men (such as SDRAM or SRAM)</li> <li>Settings of stack pointer</li> </ul>	<ul><li>nory Initialization of sections</li><li>Enabling of cache</li></ul>				
HI2000/3	Settings of stack pointer     Settings of stack pointer	See note below.				
	<ul><li>Settings of interrupt control mode</li><li>Settings of peripheral modules</li></ul>					
HI1000/4	<ul> <li>Settings of stack pointer</li> <li>BSC settings to enable external men (such as SDRAM or SRAM)</li> <li>Settings of interrupt control mode</li> <li>Settings of peripheral modules</li> </ul>	See note below. nory				
Note The HI2000 initialization Routine Cre	/3 and HI1000/4 do not provide a C-languag routine. Create the routine be referring to se eation Example.	e sample file of the CPU ection 2.6.3, CPU Initialization				

**CPUI** Initialization Routine

## Table 2.1 Overview of CPU Initialization Routine Processing

The following shows the sample CPU initialization routine provided by each HI series OS.





Figure 2.2 HI7000/4 CPU Initialization Routine: Assembly Language (SH7604) (1/2)

FUNCTION	= CPU initialize routine	; initializes the bus state content. Pomore comment characters (i) as pocessary
*** Initialize	BSC	Heriove comment characters (,) as necessary.
mov.l ldc	#BSC_BASE, r0 r0, gbr	; set BCR base address to gbr
mov.l mov.l	#BCR1_DATA, r0 r0, @(BCR1, gbr)	; initialize BCR1
mov.l mov.l	#BCR2_DATA, r0 r0, @(BCR2, gbr)	; initialize BCR2
mov.l mov.l	#WCR_DATA, r0 r0, @(WCR, gbr)	; initialize WCR
mov.l mov.l	#MCR_DATA, r0 r0, @(MCR, gbr)	; initialize MCR
mov.l mov.l mov.l	@(RTCSR, gbr), r0 #STP_REFRESH, r0 r0, @(RTCSR, gbr)	; dummy read for CMF off ; stop refresh
mov.l mov.l	#RTCNT_DATA, r0 r0, @(RTCNT, gbr)	; initialize RTCNT
mov.l mov.l	#RTCOR_DATA, r0 r0, @(RTCOR, gbr)	; initialize RTCOR
* Initializo S	DRAM	Initializes external memory (SDRAM).
		Remove comment characters (;) as necessary.
mov.l	#IDLE_TIME, r0	; loop for id
_cpuasmuit bbc	): #_1 r0	
cmp/ec bf	#0, r0 hi_cpuasm010	
mov.w mov.l mov.w	#MODE_DATA, r0 #MODE_ADDRESS, r1 r0, @r1	; set mode register
mov.l mov.l	#RTCSR_DATA, r0 r0, @(RTCSR, gbr)	; initialize RTCSR
mov mov.w	#0, r1 #REFRESH_CNT, r2	; loop for dummy refresh
_cpuasmo2c mov.l tst bt	@(RTCSR, gbr), r0 #CMF_BIT, r0 hi_cpuasm020	; check CMF bit
add cmp/eo bt mov.l bra	#1, r1 r1, r2 hi_cpuasm030 #RTCSR_DATA, r0 hi_cpuasm020 r0_0(UTC2Dtb)	; loop counter up ; if end dummy refresh ; then goto hi_cpuasm030 ; clear CMF bit
TIOV.I	iu, w(niuon, ydi)	After completing the CPI Linitialization
_cpuasm030	):	After completing the CFO initialization
······		branches to the initialization processing
mov.l jmp	#_hi_cpuini, r0 @r0	; get ni_cp branches to the initialization processing ; jump to h written in C language.
nop		; never return to this point

Figure 2.2 HI7000/4 CPU Initialization Routine: Assembly Language (SH7604) (2/2)



/**************************************	***************************************
/* HI7000/4 CPU initializ	re routine */
/* Copyright (c) Hitachi, /* Licensed Material of h	Ltd. 2000. */
/* HI7000/4(HS0700ITI4	11SR) V1.0 */
/********	***************************************
/**************************************	***************************************
/* FILE = /604_cpuini.c ; /* CPU type = SH7604 /************************************	*/ */ **
, #include <machine.h> #include "itron.h" #include "kernel.h"</machine.h>	,
/* extern void _INITSCT(void); */	/* section-initialize routine */
#pragma section _hicpuini #pragma noregsave(hi_cpuini)	
void hi_cpuini(void)	
{	Calls the section expanding processing.
/*** Initialize Hardware Environment	***/ Remove comment characters (/* and */) as necessary.
/*** Initialize Software Environment	·**/
/* _INITSCT(); */	/* Call section-initialize routine */
vsta_knl();	/* Start kernel */
j i	
	Calls the kernel initialization processing.
	Atter completing the CPU initialization
	processing, be sure to call the kernel initialization
	processing.

Figure 2.3 HI7000/4 CPU Initialization Routine: C Language (SH7604)





Figure 2.4 HI7700/4 CPU Initialization Routine: Assembly Language (SH7708) (1/3)





Figure 2.4 HI7700/4 CPU Initialization Routine: Assembly Language (SH7708) (2/3)



		Initializes external memory (SDRAM). Remove comment characters (;) as necessary.
*** Initialize SDF	AM	
mov.l nicpuasm010:	#IDLE_TIME, r0	; loop for idle-time
add cmp/eq bf	#-1, r0 #0, r0 hicpuasm010	
mov.l mov.l	#SDMR_CS2, r0 #SDMR2_DATA*4, r2	; Initialize SDMR(CS2)
mov.b	r1, @(r0, r2)	; write dummy data(r1)
mov.l mov.l	#SDMR_CS3, r0 #SDMR3_DATA*4, r2	; Initialize SDMR(CS3)
mov.b	r1, @(r0, r2)	; write dummy data(r1)
mov.w mov.w	#RTCSR_DATA, r0 r0, @(RTCSR, gbr)	; Initialize RTCSR
mov.w	#REFRESH_CNT, r2	
mov.w cmp/ge	@(RFCR,gbr), r0 r2, r0 bi_cpuasm020	; read RFCR ; if end dummy refresh : else goto bi, coulesm020
ni coupem030:	<u></u>	
***** Initialize en	and iump to bi_couipi() w	vritten hv C-language
mov.l	#CCN_BASE, r2	; get CCN base address
mov.l mov.l	#PON_CODE, r3 @(EXPEVT, r2), r0	; get exception code to power-on
cmp/eq	r3, r0	; if exception != power-on
bf	hi_cpuasm050	; then hi_cpuasm050
mov.l	#kernel_pon_sp, r2	; get stack address
i_cpuasm040:		
mov	r2, r15	; set SP
mov.l	#_hi_cpuini, r0	; get hi_cpuini address
	wru 📡	; jump to ni_cpuini() ; never return to this point
jmp nop	ほん	the second s
jmp nop		
jmp nop i_cpuasm050: mov.l bra	#_kernel_man_sp, r2 hi_cpuasm040	; get stack address
jmp nop i_cpuasm050: mov.l bra nop	#kernel_man_sp, rz hi_cpuasm040	; get stack address After completing the CPU initialization
jmp nop i_cpuasm050: mov.l bra nop	#_kernel_man_sp, rz hi_cpuasm040	; get stack address After completing the CPU initialization processing written in assembly language,

Figure 2.4 HI7700/4 CPU Initialization Routine: Assembly Language (SH7708) (3/3)



/**********	*******
/* HI7700/4 CPLL initialize routine	/ */
/* Convright (c) 2000(2003) Benesas Te	echnology Corp */
/* and Benesas Solutions Corp. All Bigh	ts Beserved */
/* HIZZOO/4(HSOZZOITI41SB) V1 04	*/
/**************************************	***************************************
/ /************************************	*******
/* EILE = 7708 cpuini c :	*/
/* CPU type = SH7708	*/
/**************************************	******
, #include <machine.h></machine.h>	
#include "itron.h"	
#include "kernel.h"	
/**************************************	*******
/* environment data	*/
/***********************************	************************
#define IOBASE 0xffffe80	/* I/O base address = 0xffffe80 */
#define CCR (0xfffffec - IOBASE)	/* CCN CCR address offset */
, , , , , , , , , , , , , , , , , , ,	
#define CACHE_ON 0x0000001	/* CACHE enable data */
#define CACHE_OFF 0x00000000	/* CACHE disable data */
/* extern void _INITSCT(void); */	/* section-initialize routine */
<pre>/************************************</pre>	**************************************
void hi_cpuini(void) {	
/*** Initialize Hardware Environment ***/	
set gbr((VP)IOBASE):	
gbr write long(CCR, CACHE OFF);	Calls the section expanding processing.
	Remove comment characters (/* and */) as
/*** Initialize Software Environment ***	necessary.
/* _INITSCT(); */	/* Call section-initialize routine */
veta knl/):	/* Start kornal */
1	Calle the kernel initialization processing
	After completing the CPU initialization
	After completing the CPU initialization
	processing, be sure to call the kernel initialization

Figure 2.5 HI7700/4 CPU Initialization Routine: C Language (SH7708)



Figure 2.6 HI7750/4 CPU Initialization Routine: Assembly Language (SH7750) (1/3)

_cpuasm: *** Initialize	BSC		
mov.l Idc	#BSC_BASE, r0 r0, gbr	; set BSC base address to gbr	
mov.l mov.l	#BCR1_DATA, r0 r0, @(BCR1, gbr)	; Initialize BCR1	
mov.w mov.w	#BCR2_DATA, r0 r0, @(BCR2, gbr)	; Initialize BCR2	
mov.l mov.l	#WCR1_DATA, r0 r0, @(WCR1, gbr)	; Initialize WCR1	
mov.l mov.l	#WCR2_DATA, r0 r0, @(WCR2, gbr)	; Initialize WCR2	
mov.l mov.l	#WCR3_DATA, r0 r0, @(WCR3, gbr)	; Initialize WCR3	
mov.l mov.l	#MCR_DATA, r0 r0, @(MCR, gbr)	; Initialize MCR	
mov.w mov.w	#PCR_DATA, r0 r0, @(PCR, gbr)	; Initialize PCR	
mov.w mov.w	#STP_REFRESH, r0 r0, @(RTCSR, gbr)	; stop refresh	
mov.w mov.w	#RTCNT_DATA, r0 r0, @(RTCNT, gbr)	; Initialize RTCNT	
mov.w mov.w	#RTCOR_DATA, r0 r0, @(RTCOR, gbr)	; Initialize RTCOR	
mov.w mov.w	#RFCR_DATA, r0 r0, @(RFCR, gbr)	; Initialize RFCR	

Figure 2.6 HI7750/4 CPU Initialization Routine: Assembly Language (SH7750) (2/3)

		Initializes external memory (SDRAM). Remove comment characters (;) as necessary.
*** Initialize SDF	RAM	
mov.l	#IDLE_TIME, r0	; loop for idle-time
add cmp/eq bf	#-1, r0 #0, r0 hicpuasm010	
mov.l	#SDMR2, r0	; Initialize SDMR(CS2)
mov.b	r1, @(r0, r2)	; write dummy data(r1)
mov.l	#SDMR3, r0 #SDMR3_DATA*4_r2	; Initialize SDMR(CS3)
mov.b	r1, @(r0, r2)	; write dummy data(r1)
mov.w mov.w	#RTCSR_DATA, r0 r0, @(RTCSR, gbr)	; Initialize RTCSR
mov.w	#REFRESH_CNT, r2	
mov.w cmp/ge bf	@(RFCR, gbr), r0 r2, r0 hi_cpuasm020	; read RFCR ; if end dummy refresh ; else goto hi_cpuasm020
ni_cpuasm030:		
	and iump to bi anuini() y	writton by C language
***** Initialize sp mov.l mov.l mov.l cmp/eq bf	#CCN_BASE, r2 #PON_CODE, r3 @(EXPEVT, r2), r0 r3, r0 hi_cpuasm050	; get CCN base address ; get exception code to power-on ; get exception code ; if exception != power-on ; then hi_cpuasm050
**** Initialize sp mov.l mov.l cmp/eq bf mov.l	#CCN_BASE, r2 #CON_BASE, r2 #PON_CODE, r3 @(EXPEVT, r2), r0 r3, r0 hi_cpuasm050 #kernel_pon_sp, r2	; get CCN base address ; get exception code to power-on ; get exception code ; if exception != power-on ; then hi_cpuasm050 ; get stack address
***** Initialize sy mov.l mov.l cmp/eq bf mov.l i_cpuasm040: mov	#CCN_BASE, r2 #CON_CODE, r3 @(EXPEVT, r2), r0 r3, r0 hi_cpuasm050 #kernel_pon_sp, r2 r2, r15	; get CCN base address ; get exception code to power-on ; get exception code ; if exception != power-on ; then hi_cpuasm050 ; get stack address ; set SP
***** Initialize s mov.l mov.l cmp/eq bf mov.l i_cpuasm040: mov.l jmp nop	#CCN_BASE, r2 #CON_CODE, r3 @(EXPEVT, r2), r0 r3, r0 hi_cpuasm050 #kernel_pon_sp, r2 r2, r15 #_hi_cpuini, r0 @r0	; get CCN base address ; get exception code to power-on ; get exception code ; ff exception = power-on ; then hi_cpuasm050 ; get stack address ; set SP ; get hi_cpuini address ; jump to hi_cpuini() ; never return to this point
<pre>i**** Initialize sy mov.l mov.l mov.l cmp/eq bf i_cpuasm040: mov.l i_cpuasm050: mov.l bra nop</pre>	#CCN_BASE, r2 #PON_CODE, r3 @(EXPEVT, r2), r0 r3, r0 hi_cpuasm050 #kernel_pon_sp, r2 r2, r15 #_hi_cpuini, r0 @r0 #kernel_man_sp, r2 hi_cpuasm040	<pre>i get CCN base address ; get exception code to power-on ; get exception code ; if exception = power-on ; then hi_cpuasm050 ; get stack address ; set SP ; get hi_cpuini address ; jump to hi_cpuini() ; never return to this point ; get stack address After completing the CPU initialization</pre>

Figure 2.6 HI7750/4 CPU Initialization Routine: Assembly Language (SH7750) (3/3)





Figure 2.7 HI7750/4 CPU Initialization Routine: C Language (SH7750)



```
***
                                                                    ***
***
       HI2000/3 Version (uITRON V3.0)
                                                                    ***
,
•***
                                                                    ***
       HI2000/3 user/system application file
***
                                                                    ***
***
                                                                    ***
       Copyright (c) Hitachi, Ltd. 1998.
***
       Licensed Material of Hitachi. Ltd.
                                                                   ***
***
                                                                    ***
2655acpu
       .program
       .heading
                    "### 2655acpu.src : H8S/2655 initialize module ###"
       .section
                    h2susr ram. data. align = 2
       res b
                    18
CPUINI SP:
              .equ
                    $
       .section
                    h2suser, code, align = 2
       .export
                     H 2S CPUINI
                    _H_2S_INIT
       .import
       .aifdef DX
       .import
                    _HI_DEAMON_INI
       .aendi
* specifications
* name = _H_2S_CPUINI : H8S/2655 initialize module
* function =
* notes =
* date
         = 99/02/22
* author = Hitachi. Ltd.
* attribute = public
        = system
* class
* linkage =
;* input = none
* output = none
* end of specifications ;
                                              Defines data for initialization processing.
                                              Modify the values or add data as necessary.
       .radix d
                                  ::XXXXX -> 0
;###### interrupt register address #####;:
SYSCR:
             .assign h'00ffff39
                                  ;:system control register
MSTPCRH:
             .assign h'00ffff3c
                                   ;:module stop control register H
MSTPCRL:
             .assign h'00ffff3d
                                   :module stop control register L
;##### system control register #######;:SYSCR
                                   ;:RAM enable
RAME:
             .assign b'00000001
NMIEG:
             .assign b'00001000
                                   ::NMI edge select
             .assign b'00010000
INTM0:
                                   :interrupt mode 0
INTM1:
             .assign b'00100000
                                   ::interrupt mode 1
             .assign b'10000000
MACS:
                                  ;:MAC register saturation
;### module stop control register H ####::MSTPCRH
                                  ;:A/D module select
A_D:
             .assign b'11111101
DA:
             .assign b'11111011
                                   :D/A module select
PPG:
             .assign b'11110111
                                  :PPG module select
TMR:
             .assign b'11101111
                                  ::TMR module select
TPU:
                                  ::TPU module select
             .assign b'11011111
DTC
             .assign b'10111111
                                  :DTC module select
DMAC:
                                  ::DMAC module select
             .assign b'01111111
;### module stop control register L ####;:MSTPCRL
SCI0:
             assign b'11011111
                                  ::SCI0 module select
             .assign b'10111111
SCI1:
                                   :SCI1 module select
SCI2:
              .assign b'01111111
                                   SCI2 module select
```

Figure 2.8 HI2000/3 CPU Initialization Routine (H8S/2655) (1/2)





Figure 2.8 HI2000/3 CPU Initialization Routine (H8S/2655) (2/2)





Figure 2.9 HI1000/4 CPU Initialization Routine (H8SX/1650)



## 2.2.1 FAQs about CPU Initialization Routine

This section answers questions about CPU initialization routine which are frequently asked by users of the HI series OS.

#### FAQ Contents:

(1)	Transferring Programs	139
(2)	Defining Initial Stack Pointer	142
(3)	Hang-up after Initialization	143



## (1) Transferring Programs

Classification: CPU initialization routine							
Question	HI7000/4	HI7700/4	HI7750/4	HI2000/3	HI1000/4		
Please explain how to transfer all sections from ROM to RAM by using the ROM support function (ROM to RAM mapped sections in the Optlinker).							
Answer							
To transfer P_xxx sections (code section initialization processing m section contents must be copied to	sections) fror nust be done i o the R sectio	n ROM to RA in the CPU in ns.	M and execu itialization ro	ite them in RA utine, that is,	AM, the the P_xxx		
B_xxx sections should be placed transferred to RAM.	in RAM; they	do not need	to be placed i	n ROM first a	and then		
When the ROM support function started with the kernel initialization	is used, they on by simply	are transferre issuing vsta_l	d to RAM and solid to RAM and solid to RAM and solid to the CPU solid to the CPU solid to the CPU solid to the	d execution ca U initializatio	an be n routine.		
For details on program transfer, r notes.	efer to the fol	lowing descri	ptions in the	compiler app	lication		
<ul> <li>Application note for SuperH<sup>TT</sup> Q&amp;A: Transfer to RAM and I</li> </ul>	M RISC engin Execution of a	e Family C/C a Program	++ Compiler	Package			
<ul> <li>Application note for H8S, H8/300 Series C/C++ Compiler Package Q&amp;A: How to Run Programs in RAM</li> </ul>							
The following shows an example of program transfer in the SH7770.							
				(Continued o	n next page)		





#### (Continued from previous page)



(Continued on next page)



(Continued from previous page)



/* HI7750/4 section initialize routine	9	*/
/* Copyright (c) 2000(2003) Renesa	as Technology Corp.	*/
/* and Renesas Solutions Corp. All	Rights Reserved.	*/
/* HI7750/4(HS0775ITI41SR) V1.1.	.00	*/
/**************************************	************************************	********
/* 7770 initest a .	***********	********/
/* FILE = ///U_IIIISGLUU , /************************************	******	*******
#include <machine h=""></machine>		1
#include "itron.h"		
extern int *B_BGN, *B_END, *D_BGN, *D_	_END, *D_ROM;	
extern void _INITSCT(void);		
#programe conting biopulati		
"prayma secilon_mcpum /************************************	******	*******
/* NAME = INITSCT ·		*/
/* FUNCTION = Section Initialize routine :		*/
/**************************************	******	*******
void _INITSCT(void)		
{		
register int *p, *q;		*/
$for(p = B_BGN; p < B_END; p++)$	/* U clear B-section	*/
p = 0, for( $p = D$ , BGN, $q = D$ , BOM: $p < D$ , END:	n++ a++) /* Conv D-section -> B-	section */
*p = *q:		
ا <sup>ر س</sup> ۲۰		



# (2) Defining Initial Stack Pointer

Classification: CPU initialization routine							
Question	HI7000/4 HI7700/4 HI7750/4 HI2000/3 HI1000/4						
Is the stack pointer defined in the project file used for system creation a temporary stack pointer used until the kernel starts execution?							
Answer							
This stack pointer is used until the kernel starts execution, that is, it is used by the CPU initialization routine.							
The specified stack area must be set as accessible when the CPU initialization routine is initiated. Before the stack pointer is specified by the CPU initialization routine, the stack area must be enabled (necessary settings must be made in the bus state controller (BSC) to enable external memory such as SDRAM or SRAM).							
In kernel initialization processing initiated after the CPU initialization routine is completed, the stack pointer is switched to point to the kernel stack allocated through the configurator.							



## (3) Hang-up after Initialization

Classification: CPU initialization routine						
Question	HI7000/4	HI7700/4	HI7750/4	HI2000/3	HI1000/4	
Is it possible that execution will hang up during CPU initialization?						
Answer						
After the CPU initialization routin after the kernel initialization proc routine.	ne processing essing, execu	, the kernel in tion does not	itialization participation participation of the second sec	rocessing is ca CPU initializa	alled, but ation	
Control is passed to the initial sta	rt task after th	ne kernel initi	alization proc	essing.		
Therefore, if execution hangs up without control being passed to the initial start task, any of the following may be the cause; check the system for each possibility.						
• The stack area used during kernel initialization is insufficient, and another area is overwritten and damaged.						
• The RAM area used during ke	• The RAM area used during kernel initialization cannot be accessed.					
• The target board generates an	illegal interru	upt or an unde	fined excepti	on.		
• Initially defined information i	s incorrect, ar	nd an error oc	curs in kerne	l initialization	1.	
For an overview of the processing 2.1, Overview of Processing from	g after the CP 1 Reset to Tas	U initializatio k Initiation in	on routine is in this applicat	nitiated, refer ion note.	to section	



# 2.3 Overview of Kernel Initialization Processing

The kernel initialization processing includes the following.

- Switching to the kernel stack pointer
- Creating and initializing the kernel management areas (management tables)
- Creating and initializing the initially defined objects
- Calling the system initialization routine

The kernel initialization processing creates and initializes the necessary information for kernel operation.

### 2.3.1 Initialization Routine

The initialization routine can be created as a C-language function.

Figure 2.12 shows a sample of the initialization routine code.



#### Figure 2.12 Sample Initialization Routine Code

The initialization routine must be created in accordance with the application programs.

Refer to the provided sample initialization routine (timer initialization routine) and create the routine in accordance with the application programs used.



#### 2.3.2 Shifting to Multitask Environment

After kernel initialization processing is completed, the dispatcher is initiated. The dispatcher schedules tasks as follows.

• When tasks are READY

The dispatcher assigns the CPU to the task which has the highest priority among the READY tasks (the task which has the highest priority level and which received an initiation request first among the tasks having the same priority level).

• When no tasks are READY

The dispatcher passes control to system idling processing, which causes the system to enter the idle state (SUSPENDED state) until a task enters the READY state (initiated).



## 2.3.3 FAQ about Kernel Initialization Processing

This section answers a question about kernel initialization processing which is frequently asked by users of the HI series OS.

FAQ Contents:

(1) Initializing Kernel Work Area	
-----------------------------------	--



# (1) Initializing Kernel Work Area

Classification: Kernel initialization processing					
Question	HI7000/4	HI7700/4	HI7750/4	HI2000/3	HI1000/4
Should the kernel work area be initialized (cleared to 0) in the CPU initialization routine?					
Answer					
The kernel work area does not need to be initialized in the CPU initialization routine.					
For the kernel work area (B_hiwrk section area), the kernel initialization processing creates and initializes the necessary information for kernel operation.					



# 2.4 Overview of System Idling Processing

When no task should be executed (no task is READY), the kernel enters the system idle state (to be more specific, interrupt masks are canceled and an infinite loop is entered).

### 2.4.1 System Idling Processing Using SLEEP Instruction

#### (1) HI7000/4 Series

To use the power-down mode of the microcomputer in the system idling processing, create a task of the lowest priority level; in that task, make the necessary settings and execute the SLEEP instruction.

Figure 2.13 shows a sample code.



Figure 2.13 System Idling Processing Using SLEEP Instruction (HI7000/4 Series)



#### (2) HI2000/3

Figure 2.14 shows the system idling processing provided as a sample file.



Figure 2.14 System Idling Processing Using SLEEP Instruction (HI2000/3)



#### (3) HI1000/4

Figure 2.15 shows the system idling processing provided as a sample file.



Figure 2.15 System Idling Processing Using SLEEP Instruction (HI1000/4)

## 2.4.2 FAQs about System Idling Processing

This section answers questions about system idling processing which are frequently asked by users of the HI series OS.

#### FAQ Contents:

(1)	Return from Idle State	152
(2)	SLEEP Instruction Execution in the Idle State	153



# (1) Return from Idle State

Classification: System idling processing						
Question	HI7000/4	HI7700/4	HI7750/4	HI2000/3	HI1000/4	
The kernel remains in the idle state after slp_tsk is executed. What could cause this?						
Answer						
This may be caused by any of the following.						
• The task that issued slp_tsk cannot be made READY.						
— There is no task to wake up the task that issued slp_tsk.						
— The task to wake up the task that issued slp_tsk is not initiated.						
— The interrupt handler to wake up the task that issued slp_tsk is not initiated.						
• There is no other task that should be executed than the task that issued slp_tsk.						
The kernel enters the system idle state when no task is in the READY state.						
Create a task or interrupt handler to wake up the task that issued slp_tsk. This will cause execution to return from the system idle state.						



## (2) SLEEP Instruction Execution in the Idle State

Classification: System idling processing						
Question	HI7000/4	HI7700/4	HI7750/4	HI2000/3	HI1000/4	
When the kernel detects the system idle state, it enters the sleep state by executing the SLEEP instruction. Please explain in detail this OS processing.						
Answer						
The kernel simply executes a SLEEP instruction.						
The kernel does not control SBYCR. It must be controlled through the application when a SLEEP instruction is executed.						



# 2.5 Overview of System Termination Processing

If an abnormal state is found in the system, the system termination processing is initiated. The following is a list of the causes of system termination (system down).

- The system termination processing is forcibly called from an application program
- An error or conflict is found in the initially-defined object information
- An error is detected within the kernel
- An undefined interrupt or exception is detected

The system termination processing must be prepared as an application program by the user. Refer to the provided sample file and create the program in accordance with the application programs.

Various items of error information are passed to the system termination processing. At debugging, the error information passed through parameters when an abnormal state is found in the system can be checked by specifying breakpoints through the emulator or the ICE; this is useful for system error analysis.

For details on the parameters passed to the system termination processing, refer to the user's manual of the HI series OS used or section 5, Debugging, in this application note.



#### 2.5.1 Sample System Termination Processing

### (1) HI7000/4

Figure 2.16 shows the system termination processing provided as a sample file.

```
HI7000/4 System down routine
/*
                                                                    */
/*
              Copyright (c) Hitachi, Ltd. 2000.
                                                                    */
/*
             Licensed Material of Hitachi, Ltd.
                                                                    */
            HI7000/4(HS0700ITI41SR) V1.0
/*
                                                                    */
#include <machine.h>
#include "itron.h"
#include "kernel.h
        "kernel.h"
#include "kernel_id.h"
#pragma section _hisysdwn
/* #pragma interrupt (_kernel_sysdwn) */
                         /***********
/* NAME
          = _kernel_sysdwn ;
                                                                    */
/* FUNCTION = System down routine ; //
void
         _kernel_sysdwn(type, ercd, inf1, inf2)
W type; /*system down type */
                 /* type >= 1 : system down of user program
                                                                    */
                 /* type == 0 : initial information error
                                                                    */
                 /* type == -1 : context error of ext_tsk
                                                                    */
. .700 -- -2 . context error of exd_tsk 
/* type == -16: undefined interrupt / exception ER ercd; /* error code */
                                                                    */
                                                                    */
                 /* type >= 0 : error code of user program
                 /* type == 0 : error code of initial information
                                                                    */
                 /* type == -1 : error code of ext_tsk
/* type == -2 : error code of exd_tsk
                                                                    */
                                                                    */
                 /* type == -16: interrupt vector number
                                                                    */
VW inf1; /* information-1 */
                                                                    */
                 /* type >= 0 : information of user program
                 /* type == 0 : indicator of initial information error
                                                                    */
                 /* type == -1 : address of ext_tsk call
                                                                    */
                 /* type == -2 : address of exd_tsk call
                                                                    */
                                                                    */
                 /* type == -16: address of interrupt occurrence
VW inf2; /* information-2 */
                 /* type >= 0 : information of user program
                                                                    */
                 /* type == 0 : number of error initial information
                                                                    */
                 /* type == -16: SR of interrupt occurrence
  set_imask(SR_IMS15); /* mask all interrupt
                                                                    */
  while(TRUE);
                       /* endless loop
                                                                     */
}
```

Figure 2.16 System Termination Processing (HI7000/4)



## (2) HI7700/4 and HI7750/4

Figure 2.17 shows the system termination processing provided as a sample file.

```
/*
        HI7700/4 System down routine
/*
        Copyright (c) 2000(2003) Renesas Technology Corp.
                                                               */
      and Renesas Solutions Corp. All Rights Reserved.
/*
                                                               */
         HI7700/4(HS0770ITI41SR) V1.0
/*
/* FILE = 7708_sysdwn.c ;
#include <machine.h>
#include "itron.h"
#include "kernel.h"
#include "kernel_id.h"
/*
        environment data
                                                               */
#define MD_BIT 0x40000000 /* SR.MD bit
                                                              */
#pragma section _hisysdwn
/*#pragma interrupt( kernel sysdwn) */
                            */
/* NAME
         = kernel sysdwn;
/* FUNCTION = System down routine ;
                                                               */
               /*******
void
        _kernel_sysdwn(type, ercd, inf1, inf2)
W type; /* system down type */
                /* type >= 1 : system down of user program
/* type == 0 : initial information error
                                                              */
                                                               */
                /* type == -1 : context error of ext_tsk
/* type == -2 : context error of exd_tsk
                                                               */
                                                               */
                /* type == -16: undefined interrupt/exception
                                                              */
ER ercd; /* error code */
                /* type >= 0 : error code of user program
                                                               */
                                                               */
                /* type == 0 : error code of initial information
                /* type == -1 : error code of ext_tsk
/* type == -2 : error code of exd_tsk
                                                               */
                                                               */
                /* type == -16: interrupt vector number
                                                               */
VW inf1; /* information-1 */
                /* type >= 0 : information of user program
                                                               */
                /* type == 0 : indicator of initial information error
                                                               */
                                                               */
                /* type == -1 : address of ext_tsk call
                /* type == -2 : address of exd_tsk call
                                                               */
                /* type == -16: address of interrupt occurrence
                                                               */
VW inf2; /* information-2 */
                /* type >= 0 : information of user program
                                                              */
                /* type == 0 : number of error initial information
                                                               */
                                                              */
                /* type == -16: SR of interrupt occurrence
  set_cr(MD_BIT | (SR_IMS15 << 4)); /* mask all interrupt
                                                               */
 while(TRUE);
                              /* endless loop
                                                               */
}
```

Figure 2.17 System Termination Processing (HI7700/4 and HI7750/4)

#### (3) HI2000/3

Figure 2.18 shows the system termination processing provided as a sample file.



Figure 2.18 System Termination Processing (HI2000/3)

#### (4) HI1000/4

Figure 2.19 shows the system termination processing provided as a sample file.



Figure 2.19 System Termination Processing (HI1000/4)



## 2.5.2 FAQ about System Termination Processing

This section answers a question about system termination processing which is frequently asked by users of the HI series OS.

#### FAQ Contents:


## (1) System-Down Causes

Classification: System termination processing						
Question	Question         HI7000/4         HI7700/4         HI7750/4         HI2000/3         HI1000/4					
The system goes down after initia this.	lization proce	essing. Please	explain how	to determine	the cause of	
Answer						
The following is a list of the cause	es of system o	lown.				
<ul> <li>The system termination processing is forcibly called from an application program</li> <li>An error or conflict is found in the initially-defined object information</li> <li>An error is detected within the kernel</li> <li>An undefined interrupt or exception is detected</li> </ul>						
Set a breakpoint to the beginning of the system termination processing to obtain parameters at system-down to analyze the cause of this.						
For details on the parameters passed to the system termination processing, refer to the user's manual of the HI series OS used or section 5, Debugging, in this application note.						



# 2.6 Application Program Types

Table 2.2 application programs are necessary to develop a system by using the HI series OS.

## Table 2.2 Application Program Types and Necessity

Туре	Necessity	Remarks
Task	Always	
Interrupt handler	Always	
CPU initialization routine	Always	
System termination processing routine	Always	
System idling processing routine	Always	
Initialization routine	Optional	
Timer interrupt routine (including timer initialization routine)	*1	
Task exception processing routine	Optional	*2
Extended service call routine	Optional	*3
CPU exception handler	Optional	*2
Cyclic handler	Optional	
Alarm hander	Optional	*2
Overrun handler	Optional	*2

Always: Must always be prepared.

Optional: Must be prepared when necessary.

- Notes: 1. Not necessary when the system does not use the time management function.
  - 2. Supported by the HI7000/4 series; not supported by the HI2000/3 or HI1000/4.
  - 3. Supported by the HI7000/4 and HI1000/4 series; not supported by the HI2000/3.

Table 2.3 shows the relationships among these application programs, the system state, and the service call types that can be issued.



Application Program	System State	Service Call Type that Can be Issued
Task	Task context	Service calls for task context
Interrupt handler	Non-task context	Service calls for non-task context
Initialization routine	Non-task context	Service calls for non-task context
Task exception processing routine	Task context	Service calls for task context
Extended service call routine	Issuing context*1	Issuing context*1
CPU exception handler	*2	*3
Cyclic handler	Non-task context	Service calls for non-task context
Alarm hander	Non-task context	Service calls for non-task context
Overrun handler	Non-task context	Service calls for non-task context

#### Table 2.3 Application Programs and System State

Notes: 1. The context when the service call is issued is inherited.

- 2. The issuing context in the HI7000/4 series and the non-task context in the HI1000/4. The CPU exception handler is not supported by the HI2000/3.
- 3. For details on the service calls that can be issued, refer to the user's manual for the HI series OS.

### 2.6.1 Task Creation Example

A task should be created as a C-language function. Read the following notes before terminating a task.

#### Table 2.4 Service Call for Task Termination and Notes

HI Series OS	Service Call	Notes
HI7000/4 series	ext_tsk() or exd_tsk() service call	The task terminating service call can be omitted (the ext_tsk() service call is assumed when omitted).
HI2000/3	ext_tsk() system call	The task terminating service call must not be omitted (a task must always be terminated by an ext_tsk() system call). When execution is returned from the task to its caller, correct system operation cannot be guaranteed.
HI1000/4	ext_tsk() service call	The task terminating service call can be omitted (the ext_tsk() service call is assumed when omitted).

For the value of each context register when a task is initiated, refer to the user's manual for the HI series OS used.



Figure 2.20 shows a sample of the code for a task.



Figure 2.20 Sample Task Code

Note: For the standard header files that should be included, refer to the user's manual for the HI series OS used.

#### 2.6.2 Interrupt Handler Creation Example

The following shows a sample of the interrupt handler code for each HI series OS.

#### (1) Sample Interrupt Handler Code for HI7000/4 Series

Figure 2.21 shows a sample of an interrupt handler code.



#### Figure 2.21 Sample Interrupt Handler Code (HI7000/4 Series)

- Notes: 1. For the standard header files that should be included, refer to the user's manual of the HI series OS used.
  - 2. When using a coprocessor, all of its registers must be saved and restored in the interrupt handler.

By using IRL interrupts, two interrupt sources of different levels can be assigned to one vector table. When using IRL interrupts, write the interrupt handler as shown in the following example.



Figure 2.22 Sample of Interrupt Handler Code when Using IRL Interrupts (HI7000/4 Series)

Note the following when using the direct interrupt handler in the HI7000/4.

- The interrupt handler is initiated without involving kernel management when an interrupt occurs.
- The direct interrupt handler cannot issue service calls.

Figure 2.23 shows a sample of a direct interrupt handler code.







- Note: \* Specify the following in #pragma interrupt.
  - Stack switch setting (sp=) Stacks must not be switched in the NMI interrupt handler.
  - Trap return setting (tn = 25)

Specify tn = 25 for the interrupt handler that is lower than the kernel interrupt mask level. The interrupt handler (including NMI) that is higher than the kernel interrupt mask level must be terminated by the RTE instruction, and the trap return setting must not be made.

The direct interrupt handler is not supported by the HI7700/4 or HI7750/4.



#### (2) Sample Interrupt Handler Code for HI2000/3 and HI1000/4

The interrupt handler must save and restore the register values when an interrupt occurs. Create the interrupt handler through the following procedure.

Processing	Description
Saving registers used in the	Saves stack pointer.
interrupt handler	The stack pointer must be modified to point to the stack area dedicated to the interrupt handler (this processing can be omitted when the interrupt handler does not use a stack).
	Saves register contents.
Interrupt processing	Processing performed in the interrupt handler
Restoring registers used in the	Restores register contents.
interrupt handler	The stack pointer must be modified (this processing can be omitted when the interrupt handler does not use a stack).
Terminating the interrupt handler	Calls the ret_int routine when the interrupt level is lower than the kernel interrupt mask level or executes the RTE instruction when the interrupt level is higher than the kernel interrupt mask level.

## Table 2.5 Interrupt Handler Creation Procedure

The interrupt handler should be created by using the interrupt function creation directive (#pragma interrupt) of the C compiler. Figure 2.24 shows a sample of an interrupt handler code.







Figure 2.24 Sample Interrupt Handler Code (HI2000/3)

- Notes: 1. For the standard header files that should be included, refer to the user's manual of the HI series OS used.
  - 2. Stack switching and interrupt function termination must be specified in #pragma interrupt. For details, refer to the user's manual of the HI series OS used.

### 2.6.3 CPU Initialization Routine Creation Example

The HI2000/3 and HI1000/4 provide sample files written in assembly language. To use a CPU initialization routine written in C language, a call for the C-language CPU initialization routine should be added to the assembly-language CPU initialization routine.

The following shows sample modifications of the CPU initialization routine written in assembly language and samples of the CPU initialization routine code written in C language for the HI2000/3 and HI1000/4, respectively.



#### (1) HI2000/3

_H_2S_ mov anc or.t mov	CPUINI: v.I #CPUINI_SP:32, sp v.b @SYSCR:32, roL 1.b #low~(INTM0 INTM1):8, roL v.b roL, @SYSCR:32	;:get CPUINI_SP ;:get SYSCR ;:clear interrupt mode bit ;:set interrupt mode = 3 ;:set SYSCR
; mo anc mo	v.b @MSTPCRH:32, r0L l.b #low TPU:8, r0L v.b r0L, @MSTPCRH:32	;:get MSTPCRH ;:set TPU bit off ;:set MSTPCRH
, .aifo jsr .ae	def DX @_HI_DEAMON_INI ndi	;:call to init deamon code
bsr	@_h_cpuini_c 🔬	call to C-language initialize routine
; jmp	@_H_2S_INIT	;:goto HI2000/3 initialize module
,		Calls the C-language CPU initialization routine. After the assembly-language CPU initialization routine is completed, call the C-language CPU initialization routine.
Note: This	s example assumes the h_cpuini_	c is the name of the C-language CPU initialization routine.

Figure 2.25 Sample Modification of Assembly-Language CPU Initialization Routine (HI2000/3)



Figure 2.26 Sample C-Language CPU Initialization Routine Code (HI2000/3)





#### (2) HI1000/4



Figure 2.27 Sample Modification of Assembly-Language CPU Initialization Routine (HI1000/4)



Figure 2.28 Sample C-Language CPU Initialization Routine Code (HI1000/4)

RENESAS

Refer also to section 2.2, Overview of CPU Initialization Routine.

### 2.6.4 System Termination Processing Creation Example

The HI2000/3 and HI1000/4 provide sample files written in assembly language. To write the system termination processing in C language, refer to the following sample code.





- Notes: 1. For the standard header files that should be included, refer to the user's manual of the HI series OS used.
  - 2. The function must be named HIPRG\_ABNOML in the HI2000/3 or vsys\_dwn in the HI1000/4 because the kernel refers to the function by these respective names.



## 2.6.5 System Idling Routine Creation Example

The HI2000/3 and HI1000/4 provide sample files written in assembly language. To write the system idling routine in C language, refer to the following sample code.

#include "hi2000.h"	D	*1 Includes standard header files.	
*2 void HIPRG_IDLE(void) {	<u></u>	Writes the system idling routine as a void-type function.	
set_imask_ccr(0x00); set_imask_exr(0x00); while(1);	/* All interrupt masks canceled /* All interrupt masks canceled /* endless loop	*   *  *	
}			

Figure 2.30 Sample System Idling Routine Code (HI2000/3)

- Notes: 1. For the standard header files that should be included, refer to the user's manual of the HI series OS used.
  - 2. The function must be named HIPRG\_IDLE in the HI2000/3 or KERNEL\_H\_SYSTEM\_IDLE in the HI1000/4 because the kernel refers to the function by these respective names.

#### 2.6.6 Initialization Routine Creation Example

The HI2000/3 and HI1000/4 provide sample files written in assembly language. To write the initialization routine in C language, refer to the following sample code.



Figure 2.31 Sample Initialization Routine Code

- Notes: 1. For the standard header files that should be included, refer to the user's manual of the HI series OS used.
  - 2. In the HI2000/3, the extended information (exinf) is not passed to the initialization routine; do not create a code for receiving this information (the HI2000/3 does not provide a parameter for this information).



## 2.6.7 Timer Interrupt Routine Creation Example

Figure 2.32 shows a sample of a timer interrupt routine code.



#### Figure 2.32 Sample Timer Interrupt Routine Code

- Notes: 1. For the standard header files that should be included, refer to the user's manual of the HI series OS used.
  - 2. The function must be named as follows because the kernel refers to the function by these respective names.

HI Series OS	Function Name
HI7000/4 series	_kernel_tmrint
HI2000/3	Any user-defined name
HI1000/4	_KERNEL_H_TIM



#### 2.6.8 Task Exception Processing Routine Creation Example

The task exception processing routine is only supported by the HI7000/4 series OS. Figure 2.33 shows a sample of a task exception processing routine code.



Figure 2.33 Sample Task Exception Processing Routine Code

#### 2.6.9 Extended Service Call Routine Creation Example

The extended service call routine is only supported by the HI7000/4 series OS. Figure 2.34 shows a sample of a task exception processing routine code.

#include "itron.h" #include "kernel.h" #include "kernel_id.h"	Includes standard header files.
ER_UINT Svcrtn(VP_INT par1, VP_INT par2) 🥣	The parameter values specified by cal_svc are passed to the extended service call routine.
/* Extended service call routine processing */	, Specify the same number of parameters as those specified by cal_svc.
return E_OK; 🔬	Sends a return value to the caller.
}	

Figure 2.34 Sample Extended Service Call Routine Code



# 2.6.10 CPU Exception Handler Creation Example

The CPU exception handler is supported by the HI7000/4 series and HI1000/4. Figure 2.35 shows a sample of the CPU exception handler code.



Figure 2.35 Sample CPU Exception Handler Code

## 2.6.11 Time Event Handler Creation Example

(1) Cyclic Handler Example

## (a) Sample cyclic handler code for the HI7000/4 series and HI1000/4

#include "itron.h" #include "kernel.h" #include "kernel_id.h"	} Includes standard	header files.	
void cychdr(VP_INT exinf) {	- F)	Writes the cyclic handler as a void-type function in the same way as the general interrupt handler. The exinf value defined at creation is returned through a parameter.	
/* Cyclic handler processi	ng */	tillough a parameter.	
}			

Figure 2.36 Sample Cyclic Handler Code (HI7000/4 Series and HI1000/4)

#### (b) Sample cyclic handler code for the HI2000/3

#1	include "hi2000.h"	Includes standard header files.	
vo	oid cychdr(void)	Writes the cyclic handler as a void-type function.	
#	pragma asm stm.l (er0-er1), @-sp ;: Saves er0 and bsr cychdr_main ;: Calls the main ldm.l @sp+, (er0-er1) ;: Restores er0 a rts pragma endasm	l er1 in the stack. processing. and er1.	
vo { }	oid cychdr_main(void) /* Cyclic handler processing */		

Figure 2.37 Sample Cyclic Handler Code (HI2000/3)

#### (2) Alarm Handler Example (Supported Only in the HI7000/4 Series)



Figure 2.38 Sample Alarm Handler Code (Only in HI7000/4 Series)

#### (3) Overrun Handler Example (Supported Only in the HI7000/4 Series)



Figure 2.39 Sample Overrun Handler Code (Only in HI7000/4 Series)

RENESAS



# 2.7 Development Procedures for Application Programs

A system using the HI series OS can be developed though either of two approaches:

- (1) The system is newly developed
- (2) Programs of an existing system are used

In approach (1), the programs listed in section 2.5, Application Program Types are created, and integrated into the final form of the system.

As this approach newly creates every application program, optimum programs to embed the HI series OS can be developed.

(1) Dividing the functions in a top-down manner

The functions must be divided as far as possible. This step determines the functions that can be simultaneously processed in parallel. The divided functions are defined as tasks or interrupt handlers.



Figure 2.40 Dividing Functions in a Top-Down Manner

(2) Combining tasks (functions) for the same processing after divided

The action to combine the tasks for the same processing is called a task merge (no task merge is needed for interrupt handlers, because a handler is defined for each interrupt source). This step defines the tasks for which functional dependency is eliminated.



Figure 2.41 Merging Same Functions and Eliminating Functional Dependency

After this step, objects of the HI series OS are assigned to the interfaces (synchronization and communication) between multiple tasks or between a task and an interrupt handler.





Figure 2.42 Example of ITRON Objects Assigned to Interfaces

These steps embed the HI series OS into the existing product's application programs that do not include RTOS.

RENESAS

# Section 3 Configuration

# 3.1 Configuration Procedure Outline

The procedure for configuring a system using the HI series OS is described below.



Figure 3.1 Configuration Procedure Outline

System configuration is to create, by means of the HEW, a load module from the user-created application programs, kernel information definition file (setup table or configuration file), and kernel function library file provided by the HI series OS.

For details of the user-created application programs, refer to section 2.6, Application Program Types.

For details of the kernel information definition file (setup table or configuration file), refer to section 3.2, Defining Kernel Environment.

For details of the kernel function library file provided by the HI series OS, refer to the user's manual of the HI series OS used.

For details of the HEW, refer to the online help of the compiler package used or the user's manual.



A system can be configured in the following two modes.

#### **Configuration Mode** Overview Supporting OS Whole linkage\*1 The kernel, configuration file, and HI7000/4 series. application programs are linked into a HI2000/3, and HI1000/4 single load module (called a "whole load module"). Separate linkage\*2 The code portion and data portion of the HI7000/4 series kernel are linked into separate load modules. The code portion of the kernel is called the "kernel load module", and the linkage unit for the kernel load module is called the "kernel side". The data portion of the kernel is called the "kernel environment load module", and the linkage unit for the kernel environment load module is called the "kernel environment side". Notes: 1. The application programs can be included in the whole load module or can be linked into another load module (called the "application load module").

#### Table 3.1 System Configuration Modes

2. The application programs can be included in the kernel load module or kernel environment load module, or can be linked into another application load module.

The outlines of whole linkage and separate linkage are shown in figures 3.2 and 3.3, respectively.





Figure 3.2 Whole Linkage Outline





Figure 3.3 Separate Linkage Outline



The advantages and disadvantages of separate linkage, compared to whole linkage, are listed below.

### Advantages:

- Since a load module can be created with only the kernel, the load module does not need to be re-created every time an application file or kernel environment file is changed.
- Even after the kernel load module is saved in ROM, the kernel environment load module can be re-created by changing configuration parameters, such as the maximum task ID (CFG\_MAXTSKID) without updating the kernel load module.

#### **Disadvantages:**

- Since the kernel references the kernel environment file information during operation, the address where to locate the kernel environment file information needs be determined in advance and this address has to be defined at linkage.
- The above address cannot be changed unless the kernel load module is re-linked.

# 3.2 Defining Kernel Environment

The kernel environment can be defined by two methods: setup table and configurator.

- HI7000/4 series and HI1000/4: Kernel environment is defined by the configurator
- HI2000/3: Kernel environment is defined by the setup table

Each definition method is described in the following sections.

### 3.2.1 Definition by Configurator (HI7000/4 Series and HI1000/4)

Table 3.2 lists the files output from the configurator (kernel environment definition files; hereafter referred to as the configuration files).



No.	File Name	Contents	Remarks
1	kernel_def_main.h	Kernel function definition, such as embedded service calls	
2	kernel_def_inidata.def	Object initial definition data on the kernel load module side	
3	kernel_def_vct.inc	Vector information (written in assembly language)	HI7000/4 only
4	kernel_cfg_main.h	Kernel environment information definition, such as maximum task ID	
5	kernel_cfg_inidata.def	Object initial definition data on the kernel environment load module side	
6	kernel_id.h	Automatic ID assignment result corresponding to kernel_cfg_inidata.def	
7	kernel_macro.h	Header file defining kernel configuration macro	

### Table 3.2 Files Output from Configurator (HI7000/4 Series)

## Table 3.3 Files Output from Configurator (HI1000/4)

No.	File Name	Contents	Remarks
1	kernel_setup.src	Setup file	
2	kernel_id.h	Header file with automatic ID assignment result	For C language
	kernel_id.inc	Header file with automatic ID assignment result	For assembly language
3	kernel_macro.h	Header file defining kernel configuration constants	For C language
	kernel_macro.inc	Header file defining kernel configuration constants	For assembly language
4	kernel_sysini.src	File defining system initialization routine	
5	kernel_vector.src	File defining vector table creation information	

For details of the above files, refer to the HI7000/4 Series User's Manual or the HI1000/4 User's Manual for the HI series OS used.

(1) Overview of configurator operations

This section describes the construction and operations of the configurator with HI7000/4 as an example.

(a) Configurator window

The initiation window of the configurator is shown in figure 3.4.

HOS Configurator - H7000/4	[unitled]	
Die Ziew Generale Beib		10
Name Create States	E .	Rf Links
New Open Save	Generate Generate Kernel Int Specif User i calis in Timer specif Kern Inter Inter Inter Inter	Heip         emupt Mask Level         y a level when interrupt inside the kernel is masked.         interrupts above the selected level are accepted without delay, however, service to issued in these interrupt handlers.         interrupt level(CFG_TINLVL) set in time management function view must be to below kernel interrupt mask level.         interrupt level(CFG_TINLVL) set in time management function view must be to below kernel interrupt mask level.         interrupt level(CFG_KNLMSKLVL)       15 *         upt Nest Count       2 *         interrupt mask level [CFG_LOWINTNST]       15 *
For Help, press F1		NUM

Figure 3.4 Configurator Initiation

RENESAS



The configurator construction is as follows:

- Left side of window: Configuration information view list window
- Right side of window: Configuration information input window

The initiation window of the configurator is different for each HI series OS. For details, refer to the online help of the configurator.

(b) Saving configurator information

After necessary definitions by the configurator are completed, save the registered contents and create configuration files. [Save] and [Generate] in the configurator header menu function as shown in table 3.4.

 Table 3.4
 [Save] and [Generate] Contents of Configurator

Button	Contents
[Save]	Creates a file with extension hcf in the sample folder which saves the definitions made by the configurator.
[Generate]	Creates the configuration files based on the definitions made by the configurator.
≧ Generate	

After definitions are modified by the configurator, be sure to perform the following:

- Update the definitions by using [Save].
- Make the configuration files reflect the modifications by using [Generate].



(c) Operating configurator definitions

How to operate the definitions is described below using "Task" in the configuration information view list window as an example.

Ин	OS Cont	igurator - H	47000/4-	[unitied]							
Ele	⊻iew	Generate	e Help								
	0	<b>1</b>		2	2						
N	ew	Open	Save	Generate	Help						
e H	7000/40	Configuretio	an intor								
	Kernel	Execution	Condit	TaskInfor	mation			1000			
- 1	Time N	Externion f	Function and Exerc	Max. Tas	ak ID (CFG_	MAKTSKIDI		1023			
	Debuc	cinc Funct	tion	Max. Sta	tic Stack Ta	skiD (CF6_STSTKID)		0			
	Servic	e Calls Sel	lection	Mary Tax	de Dela disc 10	EG MANTELEDE		165	-		
	Interrup	WCPU Exc	ception	Max. Tat	ak Phonty [C	PO_MOCISKPRO		200			
	Initializ	ation Rout	ine	Dynamic	: Stack Area	Size (CFO_TSKSTKSZ]		0x00010000		Modify	
	Tesk.		- 1						_		
	Semag	phore	- 1	List of State	Charles						
	-Event I	lag	- 1	DRUIDH	i olavno						
	Data 0	lueue	- 1	Stack Nan	ne	Stack Size	Task IDs	which use thi	is stack		
	Maribo	0K	- 1								
	Mutex	on Buller	- 1								
	Exected	ge burer size Memo	N Poo								
	Variab	le-size Me	mory E								
	Cyclic	Handler		ListofTask	8						
	Alarmi	Handler	- 1	7 DN	lame	Status after creation	Address	1	Priority	Stack Siz	
	Overru	n Handler	- 1					-			
	Extend	led Service	e Call								
			- 1								
			- 1								
			- 1								
			- 1								
			- 1								
			- 1	4						•	
			- 1	When the	takvaer tak	def tex eren't selected i	n Service (	all Selection (	treation of	Static	
			- 1	Stack, defin	tion of Exce	eption Processing are ign	nored here	fose arent o	utputted to	huild	
			- 1	file.Presen	t setting con	nditions are cre_tsk==US	SE,vscr_tsk	=USE_de(_te	er=USE.		
			- 1								
1			- 11								
orH	elp, pre	65 F1								NUM	

Figure 3.5 Task View

The Task View is a window for inputting various information and creating/deleting tasks. The contents displayed in the configuration information input window in the Task View are listed in table 3.5.

No.	Configuration Information Input Window	Contents
1	Task Information*1	<ul> <li>The current definitions of the following items are displayed.</li> <li>Maximum task ID</li> <li>Maximum task priority</li> <li>Maximum task ID using static stack</li> <li>Dynamic stack area size</li> </ul>
2	List of Static Stacks* <sup>2</sup>	<ul> <li>The current definitions of the following items relevant to static stacks are displayed.</li> <li>Stack area name</li> <li>Stack area size</li> <li>Task ID using stack area</li> </ul>
3	List of Tasks* <sup>2</sup>	<ul> <li>The current definitions of the following items relevant to tasks are displayed.</li> <li>Linkage with kernel library enabled/disabled</li> <li>Task ID/task name</li> <li>Status after creation</li> <li>Task start address</li> <li>Initial task priority</li> <li>Stack size/area</li> <li>Description language</li> <li>Coprocessor attribute</li> <li>Extended information</li> <li>Task exception processing routine definitions <ul> <li>Gast address of task exception processing routine</li> <li>Coprocessor attribute of task exception processing routine</li> <li>Description language of task exception processing routine</li> </ul> </li> </ul>

# Table 3.5 Contents of Configuration Information Input Window in Task View

- Notes: 1. To modify the task information, click the [Modify] button to open the [Modification of Task Information] dialog box.
  - 2. To modify [List of Static Stacks] or [List of Tasks], open the pop-up menu (displayed by right-clicking).

[Task Information] in the Task View is modified as shown below.

Max. Task ID [CFG_MAX	TSKID]	OK Cancel
Max. <u>I</u> D — Max. Static Stack Task ID Max. ID		
Max. Task Priority [CFG_	MAXTSKPRI]	
Max. <u>P</u> riority – Total Size of Dynamic St	255 <b>T</b> ack Area [CFG_TSKSTKSZ]	
Total <u>S</u> ize	0x00010000	

Figure 3.6 Modification of Task Information



No.	Item	Displayed Contents
1	Max. Task ID	Maximum value of tasks registered in the system
		Setting methods:
		<ul> <li>Select [Automatically sets the Max. ID of Task]. The setting of the [Max. ID] box is ignored and the minimum value is automatically calculated in answer to the tasks created by the configurator.</li> <li>Select from the pull-down menu of the [Max. ID] box.</li> </ul>
2	Max. Static Stack Task ID	Maximum task ID among the tasks using the static stack
		Setting method:
		Select from the pull-down menu of the [Max. ID] box.
		Note: If the [OK] button is clicked with a value other than 0 specified, the [Definition of Stack Area] dialog box is opened.
3	Max. Task Priority	Maximum value of priorities assigned for the tasks registered in the system
		Setting method:
		Select from the pull-down menu of the [Max. Priority] box.
4	Total Size of Dynamic Stack	Total size of dynamic stack area
	Area	Setting methods:
		<ul> <li>Select [Automatically sets the Required Size of Task]. The setting of the [Total Size] box is ignored and the minimum value is automatically calculated in answer to the tasks created by the configurator.</li> <li>Input the total size of the dynamic stack area in the [Total Size] box. Note: The size displayed below the [Total Size] box is the value calculated from the size used by the tasks currently registered.</li> </ul>

## Table 3.6 Contents of Task Information Modification

The [Definition of Stack Area] dialog box is described next.

When setting [Max. Static Stack Task ID], if the [OK] button is clicked with a value other than 0 specified, the [Definition of Stack Area] dialog box in figure 3.7 is opened.

Definition Define you w List of	of Stack Area e a stack area. If you v ant to define/cancel a <u>S</u> tack Areas	vant to change a stack a a stack area, click [Defin	rea, click [Edit]. If e]/[Cancel].	
Stac _ker	k Name nel_ststk0001	Stack Size	Define	
	nel_ststk0002	0x00000400	<u>C</u> ancel	
			<u>E</u> dit	
		< <u>B</u> ack <u>N</u> ext >	Cancel	

Figure 3.7 Definition of Stack Area

Clicking a stack displayed below [Stack Name] and then clicking the [Edit] button allows the stack size to be modified. The window for modification is shown in figure 3.8.

Defintion of Stack Area			
Stack Name	_kernel_ststk0001	ОК	
Stack <u>S</u> ize	0x00000400	Cancel	

Figure 3.8 Modification of Static Stack Size

After entering the necessary size for the static stack area in [Stack Size], click the [OK] button for the modification to take effect.

On completing to set each static stack size, click the [Next >] button to define the task ID that uses each static stack. The [Task Registration] dialog box where the task ID is to be defined is shown in figure 3.9.

RENESAS

Task Registration	
Register a task using stack a task from the list of tasks [ << ].If you want to cancel then click [ >> ].	k area.If you want to register a task, select s after a stack area is chosen and then click sl the registered task, select the task and
Stack <u>A</u> reas	
kernel_ststk0001	
<u>R</u> egistered Tasks	List of <u>I</u> asks
	< <u>B</u> ack <u>N</u> ext> Cancel

Figure 3.9 Registration of Task ID to Use Static Stack

### **Setting Procedure:**

- 1. Select a static stack whose task ID is to be defined from the [Stack Areas] pull-down menu.
- 2. Select the task ID that uses the static stack selected in [Stack Areas] from [List of Tasks] and click the [<<] button to register it.

Note: Registration can be cleared by selecting a task ID displayed in [Registered Tasks] and clicking the [>>] button.

3. When using the shared stack function, definition is done by registering more than one task ID to use the static stack selected in [Stack Areas].

After registration of the task IDs has finished for all static stacks, click the [Next >] button. The window in figure 3.10 is displayed to complete making settings relevant to static stacks.

Completion of Static Stack Information Definition
Completed the definition of static stack information
< <u>B</u> ack Finish Cancel

Figure 3.10 Completion of Static Stack Information Definition

Clicking the [Finish] button reflects the contents defined in [List of Static Stacks] in the Task View.

Modifying [List of Tasks] in the Task View is described next.

Modification is performed by selecting an item from the pop-up menu displayed by rightclicking in [List of Tasks]. The pop-up menu is shown in figure 3.11.





Figure 3.11 Pop-up Menu


No.	Menu Item	Contents
1	Create	Opens the [Creation of Task] dialog box to define the contents for task creation.
2	Delete	Deletes the task creation information at the selected location.
3	Modify	Opens the [Modification of Task Information] dialog box to modify the creation information for the selected task.
4	Up	Selection moves up by one task.*
5	Down	Selection moves down by one task.*

#### Table 3.7 Pop-up Menu Contents

Note: Since creation and initiation is processed in the display order, this is used for changing the creation order or initiation order at system activation.

When [Create] in the pop-up menu is selected, the [Creation of Task] dialog box is displayed. Settings in the [Creation of Task] dialog box are shown in table 3.8.



ration of Task	?
ID Number	ID Name
ID Name can be specified when Auto is selected in the ID Number.	Link with Kernel Library
Address	Task Initiation Priority
Address	Priority 1
Attribute	Description Language
☑ Start Task after Creation(TA_ACT)	High-Level Language(TA_HLNG)
✓ Uses FPU(Bank0)(TA_COP <u>1</u> )	C Assembly Language(TA_ASM)
Uses FPU(Bank1)(TA_COP <u>2</u> )	
Stack	Extended Information
Stack Size 0x00000400	Information
0x0000ffd4	Define Task Exception Processing
Stack A <u>r</u> eas	<u>C</u> reate Cancel

Figure 3.12 [Creation of Task] Dialog Box

No.	Item	Contents
1	ID Number	Specify the ID number of the created task.
		Setting method:
		When automatic ID assignment is specified, the
		configurator automatically assigns an unused ID when
		creating configuration files.
		Select from the pull-down menu.
2	ID Name	When automatic ID assignment is specified, input the ID name of the created task.
3	Link with Kernel Library*1	Select the check box when the created task is to be linked with the kernel library.
4	Address	Input the start address of the created task as a symbol or numeric value.
5	Priority	Specify the priority when the created task is initiated.
6	Attribute* <sup>2</sup>	Specify the task state at creation.
		Setting method:
		When the task is to be created in the executable state, select the [Start Task after Creation (TA_ACT)] check box.
7	Description Language	Specify the description language for the created task.
		Select [High-Level Language (TA_HLNG)] when the
		task is written in a high-level language.
		• Select [Assembly Language (TA_ASM)] when the task is written in assembly language.
8	Stack Size	Input the stack size the created task uses.
		Note: The size displayed below the [Stack Size] box is the specifiable size that was calculated from the remaining size of the dynamic stack area.
9	Stack Areas*3	The stack area used by the created task is displayed.
10	Extended Information	Input the extended information as a symbol or numeric value.
Notes:	1. Cannot be defined when aut box.	omatic ID assignment is not selected in the [ID Number]
	2. An item for defining the copr online help of the configurate	ocessor attribute is also available. For details, refer to the or.

# Table 3.8 [Creation of Task] Dialog Box Contents

3. Displayed only when a task ID using the static stack has been specified in the [ID Number] box.

After making all settings in the [Creation of Task] dialog box, click the [Create] button to define them.

On completing definition for the task to be registered, click the [Cancel] button to finish definition.

To define a task exception processing routine for the created task, click the [Define Task Exception Processing...] button to display the [Definition of Task Exception Processing Routine] dialog box.

Settings in the [Definition of Task Exception Processing Routine] dialog box are shown in table 3.9.

Definition of Task Exception Processing Routine         Task Exception Processing Routine Address         Address	OK Cancel	
Attribute Uses FPU (Bank0)(TA_COP <u>1)</u> Uses FPU (Bank1)(TA_COP <u>2</u> )		
Description Language <ul> <li><u>H</u>igh-Level Language(TA_HLNG)</li> <li>Assembly Language(TA_ASM)</li> </ul>		

Figure 3.13 [Definition of Task Exception Processing Routine] Dialog Box



No.	Item	Contents	
1 Address		Input the address of the task exception processing routine to be defined as a symbol or numeric value.	
2	Attribute*	Select the coprocessor attribute to be used.	
3	Description Language	<ul> <li>Specify the description language for the created task.</li> <li>Select [High-Level Language (TA_HLNG)] when the task is written in a high-level language.</li> <li>Select [Assembly Language (TA_ASM)] when the task is written in assembly language.</li> </ul>	

## Table 3.9 [Definition of Task Exception Processing Routine] Dialog Box Contents

Note: For details of the item relevant to defining the coprocessor attribute, refer to the online help of the configurator.

After making all settings in the [Definition of Task Exception Processing Routine] dialog box, click the [OK] button to define them.

The necessary information for the configurator is defined in this manner.

Next, each configuration information view of the configurator is described.



(2) Configuration information views of configurator

The initiation window is shown in figures 3.14 to 3.16.



Figure 3.14 Configurator Initiation (HI7000/4)





Figure 3.15 Configurator Initiation (HI7700/4 and HI7750/4)





Figure 3.16 Configurator Initiation (HI1000/4)

The configurator consists of a configuration information view list window (on the left side), and a configuration information input window (on the right side).



(a) Kernel Execution Condition View

The initiation window is shared with the Kernel Execution Condition View.

The items to be set in the Kernel Execution Condition View are shown in table 3.10.

Table 3.10Set	tting Items in	<b>Kernel Execution</b>	Condition	View
---------------	----------------	-------------------------	-----------	------

No.	Menu Item	Contents	Target OS
1	Kernel Interrupt Mask Level	Define the mask level for masking interrupts inside the kernel.	HI7000/4, HI7700/4, HI7750/4, and HI1000/4
2	Interrupt Nest Count	Define [Interrupt nest count with a level higher than the kernel interrupt mask level] and [Interrupt nest count with a level equal to or lower than the kernel interrupt mask level].	HI7000/4 and HI1000/4
3	CPU Operation Mode	Select the CPU operating mode.	HI1000/4
4	Interrupt Control Mode	Select the interrupt control mode.	HI1000/4

Set the items by pressing the 🖬 button prepared for each item to make a selection from the displayed pull-down menu.



(b) Kernel Extension Function View

The Kernel Extension Function View is shown in figures 3.17 and 3.18.

New Open Save Generate	N? Holp	
<ul> <li>Hi7000/4Configuration information</li> <li>Kernel Execution Condition</li> <li>Kernel Extended Function</li> <li>Debugging Function</li> <li>Service Calls Selection</li> <li>Interrupt/CPU Exception Handler</li> <li>Initialization Flautine</li> <li>Task</li> <li>Semaptions</li> <li>Event Flag</li> <li>Det Gasue</li> <li>Melbox</li> <li>Mutox</li> <li>Message Buffer</li> <li>Flaxid-size Memory Pool</li> <li>Optic Handler</li> <li>Optic Handler</li> <li>Alarm Handler</li> <li>Overrun Hendler</li> <li>Extended Service Call</li> </ul>	Parameter Check Function If a parameter check function is installed, parameters will be checked when service calls issued. If justal the Parameter Check Function (CFO_PARCHK)	

Figure 3.17 Kernel Extension Function View (HI7000/4)





#### Figure 3.18 Kernel Extension Function View (HI7700/4 and HI7750/4)

The HI1000/4 configurator does not have the Kernel Extension Function View. The items to be set in the Kernel Extension Function View are shown in table 3.11.

#### Table 3.11 Setting Items in Kernel Extension Function View

No.	Setting Item	Contents	Target OS
1	Parameter Check Function	Select when installing the parameter check function.	HI7000/4, HI7700/4, and HI7750/4
2	DSP Function*	Select when using the DSP function.	HI7700/4
3	Cache Lock Function*	Select when using the cache lock function.	HI7700/4

Note: Must be set when using a processor that has the DSP function or cache lock function.

Each setting is made by selecting the check box for each item.

(c) Time Management Function View

The Time Management Function View is shown in figures 3.19 and 3.20.

New Open Save Generat	e Help
HT01044Configuration information - Kernel Execution Condition - Kernel Extention Function - Time MitragreementFunction - Debugging Function - Bervice Calls Selection - Interrupt/CPU Exception Hendler - Interrupt/CPU Exception Hendler - Debugging Function - Extended Service Call - Extended Service Call	- Time Management Functions  C Use [ime Management Functions (CFO_TIMEUTE) To use time management function, mobile service sail of [usig_tim] To use time management function, mobile service sail of [usig_tim] To use time management function, mobile service sail of [usig_tim] To use time management function, mobile service sail of [usig_tim] To use time management function, mobile service sail of [usig_tim] To use time management function, mobile service sail of [usig_tim] To use time management function, mobile service sail of [usig_tim] To use time management function, mobile service sail of [usig_tim] To use time management function, mobile service sail of [usig_tim] To use time management function, mobile service sail of [usig_tim] To use time management function, mobile service sail of [usig_tim] To use time management function, mobile service sail of [usig_tim] To use time management function, mobile service sail of [usig_tim] To use time management function, mobile service sail of [usig_tim] To use time time service time service sail of [usig_tim] To use time time so that either a denominator or a molecule may usely become [1]

Figure 3.19 Time Management Function View (HI7000/4, HI7700/4, and HI7750/4)





Figure 3.20 Time Management Function View (HI1000/4)

The items to be set in the Time Management Function View are shown in table 3.12.



No.	Setting Item	Contents	Target OS
1	Time Management Functions	Select when installing the time management function.	HI7000/4, HI7700/4, HI7750/4, and HI1000/4
2	Timer Interrupt Number	Define the timer interrupt vector number (or INTEVT code).	HI7000/4, HI7700/4, HI7750/4, and HI1000/4
3	Timer Interrupt Level	Define the interrupt level of the timer interrupt.	HI7000/4, HI7700/4, HI7750/4, and HI1000/4
4	Time Event Handler Stack Size	Define the stack size used by the time event handler	HI7000/4, HI7700/4, and HI7750/4
	Timer Interrupt Handler Stack Size	Define the stack size used by the timer interrupt handler	HI1000/4
5	Time Tick Cycle	Define when changing the precision of the time tick supply cycle.	HI7000/4, HI7700/4, HI7750/4, and HI1000/4
6	Use Time Out Function	Select when using a service call with the timeout function	HI1000/4

#### Table 3.12 Setting Items in Time Management Function View

Note: In the time tick cycle specification, either the numerator or denominator must be 1.

Set the items by pressing the  $\blacksquare$  button prepared for each item to make a selection from the displayed pull-down menu, or by directly entering a value for each item.



(d) Debugging Function View

The Debugging Function View is shown in figures 3.21 and 3.22.

New Open Save General	to Holp
New Open Bave General IP000/4Configuration information - Kernel Extension Condition - Kernel Extension Condition - Time Management Function - Time Management Function - Interrupt/CPU Exception Hendler - Interrupt/CPU Exception - Extended Service Cell	N Help Object Manipulation Function: Select the check box when you want to use [Start Task] or [Set Event Flag] object manepulation function in the debugging extensions. I Install the Object Manipulation Function (CFO_ACTION) Service Call Trace Function Hatrace function is installed, the history of Service Call will be saved while the ovsterm executing, and the result can be confirmed by using Debugging Extension. The tus base memory of emulator or the memory on target can be chosen as a steporation place of the possonal instant. The function (CFO_TRACE) Task Service Call Trace Function (CFO_TRACE) Task Service Call Trace Function (CFO_TRACE) I install Service Call Trace Function (CFO_TRACE) I install Service Call Trace Function (CFO_TRACE)

Figure 3.21 Debugging Function View (HI7000/4, HI7700/4, and HI7750/4)



Figure 3.22 Debugging Function View (HI1000/4)

The items to be set in the Debugging Function View are shown in table 3.13.

# Table 3.13 Setting Items in Debugging Function View

No.	Setting Item	Contents	Target OS
1	Object Manipulation Function	Select when using the object manipulation function, such as [Start Task] and [Set Event Flag], in the debugging extensions.	HI7000/4, HI7700/4, HI7750/4, and HI1000/4
2	Service Call Trace Function	Select when installing the service call trace function.	HI7000/4, HI7700/4, HI7750/4, and HI1000/4

RENESAS

Set the items by pressing the  $\blacksquare$  button prepared for each item to make a selection from the displayed pull-down menu, by selecting check boxes or radio boxes, or by directly entering a value for the necessary items.

(e) Service Calls Selection View

The Service Calls Selection View is shown in figure 3.23.



#### Figure 3.23 Service Calls Selection View (HI7000/4, HI7700/4, and HI7750/4)

The HI1000/4 configurator does not have the Service Calls Selection View.

In the Service Calls Selection View, the service calls to be embedded or removed can be selected in function units from the [List of Service Calls] dialog.

To select service calls in service call units, click the [Details...] button in the [Description] frame.

RENESAS

Clicking the [All] button embeds all service calls. Clicking the [Standard] button embeds only the service calls supported with the standard profile.

(f) Interrupt/CPU Exception Handler View

The Interrupt/CPU Exception Handler View is shown in figures 3.24 to 3.26.



Figure 3.24 Interrupt/CPU Exception Handler View (HI7000/4)



Figure 3.25 Interrupt/CPU Exception Handler View (HI7700/4 and HI7750/4)





Figure 3.26 Interrupt/CPU Exception Handler View (HI1000/4)

The items to be set in the Interrupt/CPU Exception Handler View are shown in table 3.14.



No.	Setting Item	Contents	Target OS
1	Interrupt Information	Define information relevant to the interrupt handler.	HI7000/4, HI7700/4, HI7750/4, and HI1000/4
	Interrupt information:		HI7000/4
	Maximum vector number, to stacks, whether direct interrus whether interrupt handler dy or not		
	Interrupt information:	HI7700/4 and HI7750/4	
	Maximum exception code an stacks		
	Interrupt information:	HI1000/4	
	Maximum vector number an	d vector table format	
2	List of Interrupt/CPU/Trap Exception Handlers	Define the handler initiated by each vector source.	HI7000/4
	List of Interrupt/CPUDefine the handler initiated byException Handlerseach exception source.		HI7700/4 and HI7750/4
	List of Interrupt/CPUDefine the handler initiated byException Handlerseach vector source.		HI1000/4
3	List of Stack	Define information for the stack used by the interrupt handler.	HI1000/4

#### Table 3.14 Setting Items in Interrupt/CPU Exception Handler View

The procedure for registering a handler, such as the interrupt handler or CPU exception handler, is described below.

#### Handler Registering Procedure:

- 1. Select a vector number (or exception code) for registering a handler.
- 2. Select [Define] from the sub-menu displayed by right-clicking.
- 3. Set the necessary data in the displayed definition window and complete registration by pressing the [OK] button.



(g) Trap Exception Handler View

The Trap Exception Handler View is shown in figure 3.27.

New Open Save Genera	te Help
H1770D/4Configuration information - Kernel Execution Condition - Kernel Extention Function - Time Management Function - Debugging Function - Service Calls Selection	Trap Information Max. Trap Number (CFG_MAXITEPINO) 255 <u>Modify</u>
Interrupt/CPU Exception Handler	List of Tran Excerding List date
Pretetch Function     Initialization Routine     Task     Semaphore     Event Flag     Data Quèue     Mailbox     Mutex     Message Butler     Pixed-size Memory Pool     Variable-size Memory Pool     Oyclic Handler     Alarm Handler     Extended Service Cell	Image Number     Address     SR Register Value     Description Languag.       1       2       3       4       5       6       7       8       9       10       11       12       13       14

Figure 3.27 Trap Exception Handler View (HI7700/4 and HI7750/4)

The HI7000/4 and HI1000/4 configurators do not have the Trap Exception Handler View. The items to be set in the Trap Exception Handler View are shown in table 3.15.

### Table 3.15 Setting Items in Trap Exception Handler View

No.	Setting Item	Contents	Target OS
1	Trap Information	Define the maximum trap number.	HI7700/4 and HI7750/4
2	List of Trap Exception Handlers	Define the handler initiated by the trap exception source.	HI7700/4 and HI7750/4

The procedure for registering a trap exception handler is described below.

## **Trap Exception Handler Registering Procedure:**

- 1. Select a trap number for registering a handler.
- 2. Select [Define] from the sub-menu displayed by right-clicking.
- 3. Set the necessary data in the displayed definition window and complete registration by pressing the [OK] button.
- (h) Prefetch Function View

The Prefetch Function View is shown in figure 3.28.

Image: Copen Serve Generate       Melp         Image: Head Service Condition       Help         Image: Head Service Condition       Head Service Condition         Image: Head Service Condition       Head Service Condition	HICS Configurator - HI7700,41-(untitled Effe View Generate Help		-02
<ul> <li>H7700/4Configuration information</li> <li>Kernel Execution Condition</li> <li>Kernel Execution Function</li> <li>Time Management Function</li> <li>Debugging Function</li> <li>Service Calls Selection</li> <li>Interstity Function</li> <li>Trap Exception Handler</li> <li>Trap Exception Handler</li> <li>Track</li> <li>Semaphore</li> <li>Event Flag</li> <li>Date Queue</li> <li>Mattex</li> <li>Message Bufler</li> <li>Twad-size Memory Pool</li> <li>Cyclic Handler</li> <li>Cyclic Handler</li> <li>Extended Service Call</li> </ul>	New Open Save Gener	sto Help	
Extended Service Cell	New         Open         Seve         Genere           H17700/4Configuration information         Kernel Extention Condition         Kernel Extention Function           Time Management Function         Dobugging Function         Service Calls Selection           Interrupt/CPU Exception Handler         Trap Exception Handler           Trap Exception Handler         Trap Exception Handler           Trap Exception Routine         Task           Semaphore         Event Flag           Data Queue         Mailbox           Mutex         Message Buffer           Fixed-size Memory Pool         Cyclic Handler           Queue Handler         Alarm Handler	to Help Ust of Prefetch Function	
*	- Extended Service Call	•	

Figure 3.28 Prefetch Function View (HI7700/4 and HI7750/4)

The HI7000/4 and HI1000/4 configurators do not have the Prefetch Function View.

RENESAS

The item to be set in the Prefetch Function View is shown in table 3.16.

## Table 3.16 Setting Item in Prefetch Function View

No.	Setting Item	Contents	Target OS
1	List of Prefetch Function	Define the start address of the area to be prefetched when the kernel is idle.	HI7700/4 and HI7750/4

The procedure for setting the prefetch functions is described below.

## **Prefetch Function Setting Procedure:**

- 1. Select [Register] from the sub-menu displayed by right-clicking in [List of Prefetch Function].
- 2. Set the necessary data in the displayed registration window and complete registration by pressing the [Register] button.
- 3. Since registration can be performed continuously, after pressing the [OK] button, the next prefetch function can be registered.

On completing all registrations, click the [Cancel] button to finish registration.



(i) Initialization Routine View

The Initialization Routine View is shown in figure 3.29.





The item to be set in the Initialization Routine View is shown in table 3.17.

#### Table 3.17 Setting Item in Initialization Routine View

No.	Setting Item	Contents	Target OS
1	List of Initialization Routines	Define the initialization routine called from the kernel initialization processing.	HI7000/4, HI7700/4, HI7750/4, and HI1000/4



The procedure for registering an initialization routine is described below.

## **Initialization Routine Registering Procedure:**

- 1. Select [Register] from the sub-menu displayed by right-clicking in [List of Initialization Routines].
- 2. Set the necessary data in the displayed registration window and complete registration by pressing the [Register] button.
- 3. Since registration can be performed continuously, after pressing the [OK] button, the next initialization routine can be registered.

On completing all registrations, click the [Cancel] button to finish registration.

(j) Task View

The Task View is shown in figures 3.30 and 3.31.

New Open Save General	N? No Holp	
Hi7000/4Configuration information Kernel Extension Condition Kornel Extension Condition Time Management Function Debugging Function Service Cats Selection Interup/CPU Exception Handler Interup/CPU Exception Handler Interuptore Fautre Cask Samaphone Samaphone	Task Information     Max, Task ID (CFG_MARTBRID)     Max, Bask: Stack Task ID (CFG_ST8T00)     Max, Task Priority (CFG_MARTBRIPH)     Dynamic Iblack Area State (CFG_TSRST00)     List of State Blacks	1623 0 2555 2 0x03010300 <u>M</u> odth
- Event Plag - Data Osaue - Maibox - Message Butter - Nessage Butter - Plag-bits Memory Pool - Variable size Memory Pool - Oyclic Handler - Alsic Handler - Overun Handler - Dverun Handler - Extended Service Call	Stack Name Stack Boe	Task Do which use this stack
	P Dhane Batus after treator	n Address Priority Disck Siz
		2
	When the tokyster tak defites aren't selected Stack definition of Exception Processing are	d in Service Call Gelection, creation of Statu

Figure 3.30 Task View (HI7000/4, HI7700/4, and HI7750/4)





#### Figure 3.31 Task View (HI1000/4)

The items to be set in the Task View are shown in table 3.18.



No.	Setting Item	Contents	Target OS
1	Max. Task ID	Define the maximum task ID to be registered in the kernel.	HI7000/4, HI7700/4, HI7750/4, and HI1000/4
2	Max. Static Stack Task ID	Define the maximum task ID using the static stack	HI7000/4, HI7700/4, and HI7750/4
3	Max. Task Priority	Define the maximum task priority to be registered in the kernel.	HI7000/4, HI7700/4, HI7750/4, and HI1000/4
4	Dynamic Stack Area Size	Define the total used size of the dynamic stack	HI7000/4, HI7700/4, and HI7750/4
5	Number of Task Stack	Number of stacks	HI1000/4
6	List of Static Stacks	Registered static stack information	HI7000/4, HI7700/4, and HI7750/4
7	List of Tasks	Registered task information	HI7000/4, HI7700/4, HI7750/4, and HI1000/4
8	List of Stacks	Registered task stack information	HI1000/4

#### Table 3.18 Setting Items in Task View

The procedure for registering a task is described below.

## **Task Registering Procedure:**

- 1. Select [Create] from the sub-menu displayed by right-clicking in [List of Tasks].
- 2. Set the necessary data in the displayed creation window and complete registration by pressing the [Create] button.
- 3. Since registration can be performed continuously, after pressing the [Create] button, the next task can be registered.

On completing all registrations, click the [Cancel] button to finish registration.



(k) Views for objects other than a task

For the view of each object, such as the Semaphore View and Event Flag View, the structure and setting items are the same, except for those for the Task View. Therefore, the view of each object other than a task is described with the Semaphore View as an example. The Semaphore View is shown in figure 3.32.



Figure 3.32 Semaphore View

The items to be set in the Semaphore View are shown in table 3.19.



No.	Setting Item	Contents	Target OS
1	Max. Semaphore ID	Define the maximum semaphore ID to be registered in the kernel.	HI7000/4, HI7700/4, HI7750/4, and HI1000/4
2	List of Semaphores	Registered semaphore information	HI7000/4, HI7700/4, HI7750/4, and HI1000/4

## Table 3.19 Setting Items in Semaphore View

Refer to views of the objects, except for the Task View, with the above setting items replaced with each object name (e.g. event flag or mailbox).

The procedure for registering an object is described below with a semaphore as an example.

## **Semaphore Registering Procedure:**

- 1. Select [Create] from the sub-menu displayed by right-clicking in [List of Semaphores].
- 2. Set the necessary data in the displayed creation window and complete registration by pressing the [Create] button.
- 3. Since registration can be performed continuously, after pressing the [Create] button, the next semaphore can be registered.

On completing all registrations, click the [Cancel] button to finish registration.



## 3.2.2 FAQ about Configurator

This section answers a question about the configurator which is frequently asked by users of the HI series OS.

FAQ Contents:



# (1) Multiple Interrupt Setting by the Configurator

Classification: Configuration, kernel environment definition, and configurator					
Question	HI7000/4	HI7700/4	HI7750/4		HI1000/4
When multiple interrupts are enab	oled, what iter	ns should be	specified by t	he configurat	or?
What descriptions are necessary for the defined interrupt handlers to implement multiple interrupts?					
Answer					
In the Interrupt/CPU Exception Handler View of the configurator, specify the contents of the exception code of each interrupt to be used. For each exception code, specify an address and a value to be set to SR. As this SR setting is used as the SR value when the corresponding interrupt handler is initiated, specify appropriate values according to the interrupt level. Multiple interrupts are implemented by simply specifying these SR values.					



## 3.2.3 Definition by Setup Table (HI2000/3)

In the HI2000/3, the kernel environment is defined with the setup table.

The setup table consists of the definition fields listed in table 3.20.

#### Table 3.20 Setup Table Structure

Definition Field Name	Defined Contents
Constant definition field	Defines information required for the kernel functions (synchronization and communication function, time management function, etc.).
Task registration field	Defines information required for task execution.
Fixed-length memory pool registration field	Defines information required for fixed-length memory pools.
Variable-length memory pool registration field	Defines information required for variable-length memory pools.
Cyclic handler registration field	Defines information required for cyclic handlers.
System call trace function registration field	Defines information required for system call trace functions.
Extended information registration field	Defines information required for extended information for tasks, event flags, semaphores, mailboxes, fixed-length and variable- length memory pools, and cyclic handlers.

All of the above setting items must be set regardless of whether the item is registered or not or used or not. If not, an undefined error will occur at system linkage.



## (1) Constant definition field

This field defines information required for the kernel functions (such as synchronization-andcommunication and time-management functions). The constant definition field of the setup table is shown in figure 3.33.

LABEL	,	VALUE	;:[ RANGE ]	;: COMMENT	
CPUINTM:	.assigi	n 3	;:[03]	;: CPU interrupt mode	←(
MASK:	.assigr	n 6	;:[08]	;: Max interrupt level	← (
MAXPRI:	.assigr	n 31	;:[031]	;: Max low priority	← (
FLGCNT:	.assigr	า 4	;:[0255]	:: Eventflag definition count	← (
SEMCNT:	.assigr	ו 4	;:[0255]	:: Semaphore definition count	← (
MBXCNT:	.assigr	ו 4	;:[0255]	:: Mailbox definition count	← (
OSSTKSIZ:	.equ	18+(10 <sup>;</sup>	*2)+(6*1)+8	;:[18] ;: OS stack size	← (
FIMSTKSIZ:	.equ	40+(10 <sup>3</sup>	*1)+(6*1)+8	;:[0, 40] ;: Timer stack size	← (
RCSTKSIZ.	eau	26+(6*	1)+8	"[0_26_] " Trace stack size	← (



(1) CPUINTM (Interrupt control mode)

Specifies the interrupt control mode used.

(2) IMASK (Kernel interrupt mask level)

Specifies the mask level for masking interrupts inside the kernel.

- (3) MASKPRI (Maximum task priority) Specifies the lowest task priority.
- (4) FLGCNT (Number of event flags registered) Specifies the maximum event flag ID to be registered in the kernel.
- (5) SEMCNT (Number of semaphores registered)

Specifies the maximum semaphore ID to be registered in the kernel.

(6) MBXCNT (Number of mailboxes registered)

Specifies the maximum mailbox ID to be registered in the kernel.

(7) OSSTKSIZ (Kernel stack size)

Specifies the stack size used by the kernel (OS).

(8) TIMSTKSIZ (Timer interrupt handler stack size) Specifies the stack size used by the timer interrupt handler. (9) TRCSTKSIZ (System call trace function stack size)

Specifies the stack size used for processing when the system call trace function is used.

(10) TTMOUT (Timeout function enabled/disabled)

Specifies whether a system call with timeout can be used.

Note: Do not modify or delete symbols used in the constant definition field.

For the calculation methods of OSSTKSIZ, TIMSTKSIZ, and TRCSTKSIZ, refer to the HI2000/3 User's Manual.

(2) Task registration field

This field defines various information for registering tasks. The task registration field of the setup table is shown in figure 3.34.



Usage			
TASK	_TOP_LABEL	;: COMMENT	
.import _TASK		;: TASK.C	
.import _TASK	ίВ	;: TASK.C	(1)
Usage			. J
	.res.b SIZE + TSKSTKSIZ ;[RANGE	] ;: COMMENT	
TSK?_SP_LABEL:	: .equ \$	;: COMMENT	
SKSTKSIZ: .section	.equ 50+(10*2)+(6*1)+6+8; [50] h2sstack, stack, align = 2	;: Task minimum stack size	
	.res.b (36) +TSKSTKSIZ ;[50]	;: tskid1 stack area	(0)
SK1_SP:	.equ \$ res.b.8		(3)
	.res.b (36) +TSKSTKSIZ :[50]	:: tskid2 stack area	
TSK2_SP:	.equ \$	-	
	.res.b 8		(0)
	.res.b (32) +TSKSTKSIZ ;[50]	;: tskid3 stack area	(2)
3N3_3P:	.equ ə res b 8		
	res.b (32) +TSKSTKSIZ [50]	·· tskid4 stack area	
SK4 SP:	.equ \$		
-	.res.b 8		
.section	h2ssetup, code, align = 2		
HI_H8S:	.res.b 10	;: System Area	)
I ARFI	data b IMOD ITSKPBI		
	.data.l ITSKADR, ITSKSP	:: COMMENT	
	, 	, 	
NOEXS:	.assign 0	;: initial mode = NO EXIST	
RDY:	.assign 1	;: initial mode = READY	
	.assign (-1)	;: initial mode = DORMANT	
Section	.assign 10;<- Not Change ! h2ssetup code align - 2		
HI TDT:	.egu \$-TDTLEN	:: Task define table	
DT_TOP:	.equ \$		
dt_id1:	.data.b DMT, 1	;: init. mode, init. priority	
	.data.l _TASKA, TSK1_SP	;: top address, stack pointer	
dt_id2:	.data.b DMT, 2	;: init. mode, init. priority	
dt id O	.data.I _TASKB, TSK2_SP	:: top address, stack pointer	(4)
ul_103:	.uala.D NUEXS, 3 data L 0 TSK3 SP	:: Init. mode, Init. priority	
	data h NOEXS 4	iop audress, slack pointer	
dt id4·		, and mode, and priority	
dt_id4:	.data.I 0, TSK4 SP	:: top address, stack pointer	
dt_id4: dt_id5:	.data.l 0, TSK4_SP .data.b NOEXS, 5	;: top address, stack pointer ;: init. mode, init. priority	
dt_id4: dt_id5:	.data.l 0, TSK4_SP .data.b NOEXS, 5 .data.l 0, TSK4_SP	;: top address, stack pointer ;: init. mode, init. priority ;: top address, stack pointer	
dt_id4: dt_id5: <sup>-</sup> DT_BTM:	.data.l 0, TSK4_SP .data.b NOEXS, 5 .data.l 0, TSK4_SP	:: top address, stack pointer :: init. mode, init. priority :: top address, stack pointer	
dt_id4: dt_id5: <sup>-</sup> DT_BTM: <sup>-</sup> SKCNT:	.data.l 0, TSK4_SP .data.b NOEXS, 5 .data.l 0, TSK4_SP .equ (TDT_BTM-TDT_TOP)/TDTI	:: top address, stack pointer :: init. mode, init. priority :: top address, stack pointer	J

Figure 3.34 Task Registration Field of Setup Table

RENESAS
- (1) Declares the start address of the task to be used as an external reference symbol.
- (2) Task stack definition field

Allocates the stack area used by each task.

(3) Definition of task stack area

Defines the stack area for each task.

(4) Task definition field

Defines the tasks to be registered in the kernel.

(5) Definition of task

Defines information for each task to be registered in the kernel.

Note: Do not modify or delete symbols TDTLEN, \_HI\_TDT, TDT\_TOP, TDT\_BTM, and TSKCNT, which are used in the task registration field. Do not modify or delete the line where TSKCNT is defined.

The details of defining a task stack area are as follows:

Line 1:	Defines the stack size used.
---------	------------------------------

Line 2: Defines the stack label (task stack bottom).

Line 3: Defines the shared-stack-management area. (If the shared stack function is not used, this area need not be defined.)

The details of defining a task are as follows:

[Format] LABEL: .data.b IMOD, ITSKPRI .data.l ITSKADR, ITSKSP

- LABEL: Can be freely defined (can be omitted).
- IMOD (task initial state): Defines each task's initial state at task registration and system initiation as follows:

(1) NOEXS (= 0): Unregistered

(2) RDY (= 1): READY state when initiated

(3) DMT (= -1): DORMANT state when initiated

- ITSKPRI (task initial priority): Defines each task's initial priority.
- ITSKADR (task start address): Defines the start address of the task. (Defines the start address to be defined as an external reference symbol.)
- ITSKSP (task stack pointer): Defines the stack pointer to be used at task initiation (stack label defined in the task stack area definition field).

RENESAS

When adding a task to be registered, insert the definition data before TDT\_BTM.

(3) Fixed-length memory pool registration field

This field defines various information for registering fixed-length memory pools. The fixed-length memory pool registration field of the setup table is shown in figure 3.35.



Figure 3.35 Fixed-Length Memory Pool Registration Field of Setup Table

RENESAS

- (1) Definition field for memory block size and number of memory blocks Defines the memory block size and number of memory blocks which are used by the fixedlength memory pools to be registered in the kernel. (The symbols used here are used in the subsequent area allocation and definition table information.)
- (2) Definition of memory block size and number of memory blocks Defines the memory block size and number of memory blocks which are used by the fixedlength memory pools.
- (3) Allocation of fixed-length memory pool areas Allocates each fixed-length memory pool area based on the memory block size and number of memory blocks.
- (4) Fixed-length memory pool definition field

Defines the fixed-length memory pools to be registered in the kernel.

(5) Definition of fixed-length memory pool

Defines information for each fixed-length memory pool to be registered in the kernel.

Note: Do not modify or delete symbols MB?\_CNT, MB?\_SIZ, MPF?\_TOP, MPFDTLEN, MPFDT\_TOP, and MPFDT\_BTM, which are used in the fixed-length memory pool registration field.

Do not modify or delete the line where MPFCNT is defined.

The details of defining a fixed-length memory pool are as follows:

[Format] LABEL: .data.w BLFCNT, BLFLEN .data.l MPF\_TOP\_ADDRESS

- LABEL: Can be freely defined (can be omitted).
- BLFCNT (number of blocks): Defines the number of memory blocks in the fixed-length memory pool.
- BLFLEN (block size): Defines the memory block size of the fixed-length memory pool.
- MPF\_TOP\_ADDRESS (fixed-length memory pool address): Defines the start address of the fixed-length memory pool.

When adding a fixed-length memory pool to be registered, insert the definition data before MPFDT\_BTM.



(4) Variable-length memory pool registration field

This field defines various information for registering variable-length memory pools. The variable-length memory pool registration field of the setup table is shown in figure 3.36.

Usage		>%>%>%>%>%>%>%>%>%>%>%>%>%>%>%>%>%>%>%	%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%	
MPL?_SIZ_LABEL:	.assigr	VALUE ;:[ RANGE ]	;: COMMENT	
MPL1_SIZ: MPL2_SIZ: MPL3_SIZ: MPL4_SIZ:	.assign .assign .assign .assign	380 ;:[18] 380 ;:[18] 380 ;:[18] 380 ;:[18]	;: memorypool size ;: memorypool size ;: memorypool size ;: memorypool size	) (1)
Usage MPL?_TOP_LABEL	.:.res.b	VARIABLE_MEMORYPOO	DL_SIZE ;: COMMENT	
.section MPL1_TOP: MPL2_TOP: MPL3_TOP: MPL4_TOP:	.res.b .res.b .res.b .res.b	h2smpl, data, align = 2 MPL1_SIZ MPL2_SIZ MPL3_SIZ MPL4_SIZ	;: mplid1 memorypool area ;: mplid2 memorypool area ;: mplid3 memorypool area ;: mplid4 memorypool area	) (2)
LABEL	.data.l .data.l	BLKSIZ VARIABLE_MEMORYPOO	;: COMMENT DL_TOP  ;: COMMENT	
MPLDTLEN:	.assign	8;<- Not Change !	:: MPLDT Length	
.section _HI_MPLDT:	.equ	h2ssetup, code, align = 2 \$-MPLDTLEN \$	:: Variable-size Memo	pryPool define table
mpldt_id1:	.data.l .data.l	WPL1_SIZ MPL1_TOP	;: mpl size 👘	(4)
mpldt_id2:	.data.l .data.l	MPL2_SIZ MPL2_TOP	;: mpl size ;: mpl top address	(3)
mpiat_id3:	.data.l .data.l	MPL3_SIZ MPL3_TOP	;: mpl size ;: mpl top address	
mpldt_id4:	.data.l .data.l	MPL4_SIZ MPL4_TOP	;: mpl size ;: mpl top address	J
MPLDT_BTM:				

Figure 3.36 Variable-Length Memory Pool Registration Field of Setup Table

(1) Memory pool size definition field

Defines the memory pool sizes that are used by the variable-length memory pools to be registered in the kernel. (The symbols used here are used in the subsequent area allocation and definition table information.)

(2) Allocation of variable-length memory pool areas

Allocates each variable-length memory pool area based on the memory pool size.

(3) Variable-length memory pool definition field

Defines the variable-length memory pools to be registered in the kernel.

(4) Definition of variable-length memory pool

Defines information for each variable-length memory pool to be registered in the kernel.

Note: Do not modify or delete symbols MPL?\_SIZ, MPL?\_TOP, MPLDTLEN, MPLDT\_TOP, and MPLDT\_BTM, which are used in the variable-length memory pool registration field.

Do not modify or delete the line where MPLCNT is defined.

The details of defining a variable-length memory pool are as follows:

[Format] LABEL: .data.l MPL?\_SIZ .data.l MPL?\_TOP

- LABEL: Can be freely defined (can be omitted).
- BLKSIZ (block size): Defines the size of the variable-length memory pool.
- VARIABLE\_MEMORYPOOL\_TOP (variable-length memory pool address): Defines the start address of the variable-length memory pool.

When adding a variable-length memory pool to be registered, insert the definition data before MPLDT\_BTM.



## (5) Cyclic handler registration field

This field defines various information for registering cyclic handlers. The cyclic handler registration field of the setup table is shown in figure 3.37.

, .import C	YCHDR_TOP_LABEL	:: COMMENT	} (1)
; ; Usage			
LABEL:	.data.w CYC_ACTIVATE	;: COMMENT	
;	.data.I CYC_TIME, CYCHDR_TOP	;: COMMENT	
, CYHOFF	.assign 0	;:initial cycact data = OFF	
CYHON	.assign 1	;:initial cycact data = ON	
CYHDTLEN ;	.assign 10;<-Dont't Change!	;:CYHDT length	
HI_CYHDT:	.equ \$-CYHDTLEN	;: cyclic handler define table	
CYHDT_TOP:	.equ \$	;-	
cyhdt_no1:	.data.w CYHOFF	;: init. cycact data	(3)
	.data.l 0, NADR	;: cyctim, top address	
cyhdt_no2:	.data.w CYHOFF	;: init. cycact data	
	.data.l 0, NADR	;: cyctim, top address	
cyhdt_no3:	.data.w CYHOFF	;: init. cycact data	
	.data.l 0, NADR	;: cyctim, top address	(2)
cyhdt_no4:	.data.w CYHOFF	;: init. cycact data	( ( )
	.data.l 0, NADR	;: cyctim, top address	
	.aifdef DX		
cyhdt_no5:	.data.w CYHON	;: init. cycact data 🛛 🚽	(4)
	.data.l 5, HI_DEAMON_MAIN	;: cyctim, top address	
	.aendi		)

Figure 3.37 Cyclic Handler Registration Field of Setup Table

- (1) Declares the start address of the cyclic handler to be used as an external reference symbol.
- (2) Cyclic handler definition field

Defines the cyclic handlers to be registered in the kernel.

(3) Definition of cyclic handler

Defines information for each cyclic handler to be registered in the kernel.

- (4) When the debugging extension is used, the debug daemon handler is registered as a cyclic handler.
- Note: Do not modify or delete symbols \_HI\_CYHDT, CYHDTLEN, CYHDT\_TOP, and CYHDT\_BTM, which are used in the cyclic handler registration field. Do not modify or delete the line where CYHCNT is defined.



The details of defining a cyclic handler are as follows:

[Format] LABEL: .data.w CYC\_ACTIVATE
 .data.l CYC\_TIME, CYCHDR\_TOP

— LABEL: Can be freely defined (can be omitted).

- CYC\_ACTIVATE (cyclic handler activation state): Defines the cyclic handler activation state as follows:
  - (1) CYCOFF (= 0): Not initiated (not activated)
  - (2) CYCON (= 1): Initiated (activated)
- CYC\_TIME (cyclic time interval): Defines the cycle time to initiate the cyclic handler.
- CYCHDR\_TOP (cyclic handler address): Defines the start address of the cyclic handler.

When adding a cyclic handler to be registered, insert the definition data before CYHDT\_BTM.

(6) System call trace function registration field

This field defines various information for registering system call trace functions. The system call trace function registration field of the setup table is shown in figure 3.38.

;%%%%% ;%%% S ;~~~ Usag ;TRC_CNT :TRC BUF	%%%%%%%% VC trace defi %%%%%%%% e :.assign TR :.assign TR		%%%%%%%%%%%%%% %%% %%%%%%%%%%%%% ;: COMMENT :: COMMENT	
; TRC_CNT: TRC_BUF: ;	.section .assign .res.b	h2strc, data, align = 2 4 16 + (TRC_CNT*28)	;: trace count ;: trace buffer address	← (1) ← (2)
; Usag ;INITRC ;	.data.l .data.w	TRACE BUFFER ADDRESS TRACE COUNT	;: COMMENT ;: COMMENT	
, INITRC: ;	.section .equ .data.l .data.w	h2ssetup, code, align = 2 \$ TRC_BUF TRC_CNT	;: ;: trace buffer address ;: trace count	$\bigg\} \leftarrow (3)$

Figure 3.38 System Call Trace Function Registration Field of Setup Table



(1) TRC\_CNT (maximum amount of trace information)

Defines the maximum amount of trace information that can be acquired by the system call trace function.

(2) TRC\_BUF (allocation of trace buffer area)

Allocates the area for storing trace information that can be acquired by the system call trace function.

(3) Definition of system call trace function

Defines information for the system call trace function.

Note: Do not modify or delete symbols used in the system call trace function registration field.

The details of defining the system call trace function are as follows:

[Format] INITRC: .data.l TRACE BUFFER ADDRESS .data.l TRACE\_COUNT

- INITRC: Symbol for defining system call trace function information
- TRACE BUFFER ADDRESS (trace buffer address for system call trace function): Defines the start address of the trace information acquisition area used by the system call trace function.
- TRACE\_COUNT (amount of trace information for system call trace function): Defines the amount of trace information acquired by the system call trace function.



(7) Extended information registration fields

These fields define various information for registering extended information. The extended information registration fields of the setup table are shown in figures 3.39 to 3.45.

	0 /0 /0 /0	<u>/0%0%0%0%0%0%0%0</u>	%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%	%
; Usage ;LABEL	.data.l	TSK?_EXINF	;: COMMENT	
;secti	ion	h2ssetup, code, a	align = 2	-
_HI_TSKEXINF:	.equ	\$-EXLEN	;: TSK exinf define area	
TSKE_TOP:	.equ	\$	··	
tsk1_exinf:	.data.l	00000000	;: tskid = 1 exinf	
tsk2_exinf:	.data.l	0000000	;: tskid = 2 exinf	
tsk3_exinf:	.data.l	0000000	;: tskid = 3 exinf	<b>(1)</b>
tsk4_exinf:	.data.l	0000000	;: tskid = 4 exinf	
tsk5_exinf:	.data.l	00000000	;: tskid = 5 exinf	J
TSKE_BTM:				
TSKECNT:	.equ	(TSKE_BTM-TSH	KE_TOP) / EXLEN	
		::[0255]	1 :: tsk exinf count	

Figure 3.39 Task Extended Information Registration Field of Setup Table



Figure 3.40 Event Flag Extended Information Registration Field of Setup Table





Figure 3.41 Semaphore Extended Information Registration Field of Setup Table



Figure 3.42 Mailbox Extended Information Registration Field of Setup Table





Figure 3.43 Fixed-Length Memory Pool Extended Information Registration Field of Setup Table

;%%%%%%%%%%%%% ;%%%%%%%%%%%%%%%%%%%%%%	size M %%%%	%%%%%%%%%%%% emoryPool Extende %%%%%%%%%%%%%%	୬୦୬୦୬୬୬୬୬୬୬୬୬୬୬୬୬୬୬୬୬୬୬୬୬୬୬୬ d Information define section % ୧୫୬୫୬୬୬୬୬୬୬୬୬୬୬୬୬୬୬୬୬୬୬୬୬୬୬୬୬୬୬୬୬୬୬୬୬୬	%% %%
; Usage ;LABEL	.data.l	MPL?_EXINF	;: COMMENT	
;secti	on	h2ssetup, code, alig	gn = 2	
_HI_MPLEXINF:	.equ	\$-EXLEN	;: MPL exinf define area	
MPLE_TOP:	.equ	\$		
mpl1_exinf:	.data.l	00000000	;: mplid = 1 exinf	)
mpl2_exinf:	.data.l	0000000	;: mplid = 2 exinf	
mpl3_exinf:	.data.l	00000000	;: mplid = 3 exinf	(1)
mpl4_exinf:	.data.l	0000000	;: mplid = 4 exinf	J
MPLE_BTM:				
MPLECNT:	.equ	(MPLE_BTM-MPLI	E_TOP) / EXLEN	
		;:[0255]	;: mpl exinf count	
:				

Figure 3.44 Variable-Length Memory Pool Extended Information Registration Field of Setup Table



; Usage				
;LABEL	.data.l	CYH?_EXINF	;: COMMENT	
,	ction	h2ssetup, code,	align = 2	
_HI_CYCEXINF:	.equ	\$-EXLEN	;: CYH exinf define area	
CYHE_TOP:	.equ	\$	··· 7 ·	
cyh1_exinf:	.data.l	0000000	;: cyhno = 1 exinf	)
cyh2_exinf:	.data.l	0000000	;: cyhno = 2 exinf	
cyh3_exinf:	.data.l	0000000	;: cyhno = 3 exinf	}(
cyh4_exinf:	.data.l .aifdef	00000000 DX	;: cyhno = 4 exinf	J
cyh5_exinf:	.data.l	0000000	;: cyhno = 5 exinf	-@]
	aona			

# Figure 3.45 Cyclic Handler Extended Information Registration Field of Setup Table

(1) Definition of extended information

Defines extended information to be registered in each object.

(2) When the debugging extension is used, defines extended information to be registered in the debug daemon cyclic handler.

Note: Do not modify or delete symbols used in the extended information registration fields.

When adding extended information to be registered, insert the definition data before each  $???E\_BTM$ .



# 3.2.4 FAQ about Setup Table

This section answers a question about the setup table which is frequently asked by users of the HI series OS.

FAQ Contents:



#### **Optimizing Setup Table** (1)

Classification: Configuration, ker	nel environm	ent definition	, and setup tal	ble				
Question				HI2000/3				
When the system is created by using the files generated when the OS is installed without change, an error occurs and a correct system is not created. What causes this problem?								
Answer								
An error occurs because the setup	table is speci	ified for optin	nization.					
Do not specify the setup table for	optimization.							
The setup table creates information contents, as well as allocation of the value (such as calculation of stack the setup table does not affect the	on (data table) he memory a size used by code size or s	required for rea used by th the kernel). S speed (perform	the kernel acco ne kernel acco Since no code mance) even i	cording to the ording to the d (program) is if it is specifie	defined lefined described, ed for			

optimization. If assembly is performed with the setup table specified for optimization, an error occurs during optimization.



# 3.3 Stack Size Calculation

Calculate the task or interrupt handler stack size using the following procedures.

- 1. Calculate the stack size for each function in a task or interrupt handler
- 2. Calculate the stack size considering program nesting

# 3.3.1 Stack Size Calculation from Stack Frame Size

A C function allocates a stack frame in the stack area when the function is initiated.

The stack frame is used as a local variable area for the function or as a parameter area for a function call.

The stack frame size can be determined from the frame size in the compile listing output by the C compiler.

As the C compiler cannot determine the stack size when service calls of the HI series OS are used, such extra stack size must be added to the frame size in the compile listing.

# 3.3.2 Stack Size Calculation by CallWalker

The stack size can be calculated using the "CallWalker", a tool supplied with the C compiler.

A calculation example of the task stack size using the CallWalker is shown below.

The following calculation example uses the HI7750/4, SuperH<sup>™</sup> RISC engine Series C/C++ Compiler Package Ver. 8.0.01, and SH7770 whole linkage project (7770\_mix) as the sub-project of the HEW workspace.



### (1) Starting HEW

Initiate the HEW, open "\kernel\for\_shc8\hios\hios.hws" in the HI7750/4 install folder, and select 7770\_mix as the current project.



Figure 3.46 HEW Startup



In the window after setting the current project, select [SuperH RISC engine Standard Toolchain...] from [Options] in the header menu to display the HEW option setting menu.

	Superfil Hist, engine Standerd Toolchein.	8 2 9 9 94	-
J.	Duid Eneses	bi_big_Sersion	1 7 6
日本の日日日	Build Contigurations	5 T 4	
-	Debug Sessione		
E 7760_ctg	Debug Setings		
1 7760_def	Bade	•	
11.00 7760_mix			
11 7770_def			
in 🧔 7770_mix			
<ul> <li>Provide the second secon</li></ul>	<u></u>		
Orrange Contraction Contr	96 <u>-</u>		
Aniembly source T770_mix T770_opuesr T770_expent T770_indown	Re 1.H PC		
Cranace Tie	Ske 14.H JAC JAC		
Crossee Transmission     Crossee Transmission     Tr	Silee 19.14 19.25 19.5		
Anenday source     Anenday source     Anenday source     T770_experia     T770_experia     T770_experia     T770_experia     T770_experia     T770_experia     T770_experia     T770_experia	Ske 12:H .RX .RC .LT C		
T770_mix     Anenthy source     T770_experia     T770_experia     T770_experia     T770_experia     T770_experia     T770_experia     T770_experia     T770_experia     T770_experia     Kernel_cfip.c	Ne NH NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NCN NC		
Anenday source     Anenday source     Anenday source     T770_experie     T770_experie     T770_experie     T770_experie     T770_experie     T770_experie     T770_experie     Kernel_cfip.     Kernel_cfip.     Kernel_cfip.	We N.H MC 		
Crowney and a second seco	We X.H .0K 		
Anenday source     Anenday			
Crownelly source     Anemoly source     T770_exis     T770_expent     T770_expent     T770_expent     T770_expent     T770_expent     F770_expent     F77			
Amentaly source     A			
T770_mix     Anenday source     T770_couses     T770_couses     T770_couses     T770_couses     T770_radves     T770_radv			
T770_mix     Anenday source     T770_expert     T770_expe			

Figure 3.47 Menu Selection



SuperH RISC engine Standard To Configuration : obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_big Obi_Dobi_Ofg Obi_Obig Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Obi_Obig Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Ofg Obi_Obi_Obi_Ofg Obi_Obi_Obi_Obi_Obi_Obi_Obi_Obi_Obi_Obi_	C/C++ Assembly Link/Library Standard Library CPU   Category : Source   Show entries for :   Include file directories   \$(WORKSPDIR)\hibead   \$(WORKSPDIR)\hibead   \$(WORKSPDIR)\hibead   \$(WORKSPDIR)\hibead   \$(WORKSPDIR)\hibead   \$(WORKSPDIR)\hibead   Berrove
È ··· î C++ source file È ··· î Assembly source file È ··· î Linkage symbol file	Options C/C++ : -cpu=sh4a ·fpu=single -include=''\$(WORKSPDIR)\hihead'',''\$(WORKSPDIR)\his ys'',''\$(WORKSPDIR)\hiuser\sh7770''

Figure 3.48 HEW Option Selection

SuperH RISC engine Standard Toolchain ? X Link/Library Standard Library CPU 🔍 🕨 C/C++ Assembly Configuration : obi\_big Ŧ Other Category : 🔄 All Loaded Projects Miscellaneous options : 🚯 7760\_cfg +.. Always output S9 record at the end 🔂 7760\_def Ŧ Slack information output <sup>1</sup> 7760\_mix + Compress debug information 7770 cfg (Ŧ Low memory use during linkage 7770\_def Ŧ 7770\_mix 🗄 💼 C source file i User defined options : Absolute/Relocatable/Library 🗄 📄 C++ source file 🗄 💼 Assembly source file 🗄 💼 Linkage symbol file Options Link/Library : -entry= hi cpuasm -define= kernel pon sp=0AC100000 -define=\_\_kernel\_man\_sp=0AC100000 -noprelink -sdebug 🖡 -nomessage • OK. Cancel

Select "Other" for [Category] in the [Link/Library] tab and select [Stack information output].

Figure 3.49 HEW Option Settings

Click the [OK] button to finish setting and execute build.



### (2) Starting CallWalker

Select [Program] -> [Renesas High-performance Embedded Workshop] -> [CallWalker] to initiate the CallWalker.

Image: Standard Library Version       Standard Library Version					
(III) Unstad (Mox: 0.)	Symbol	Atri. Ad	kiress	Size Stat.	Source
For Help, press F1		Find : St	took size		

Figure 3.50 CallWalker Startup



Select [Import Stack File...] from [File] in the header menu of the startup window to open the created stack information file.

b Unitied - Call Walker	
File     Edit     Yiew     Tools     Help       New     CM+N     Mail     Mail     No     No       Open     CM+O     No     SH_VS     No	
Save de	Symbol Atri. Address Size Stac. Source
Import Stack File CtH+I Output List CtH+L Recent Lice	
Eyt	
Import Stack file	Find : Stock size

Figure 3.51 File Reading



Stack File				? ×
Look jn: 🔂	obi_big	🗾 도	<u></u>	b-b- 0-0- b-b-
<b>17770_m</b> i	x.sni			
l				_
File <u>n</u> ame:				<u>O</u> pen
Files of type:	Stack Files (*.sni) or Profile	es (*.pro)	•	Cancel
Merge spe	ecified file			
				/

Figure 3.52 Read File Selection



(3) Calculation example of task stack size

In this example, the system consists of the application programs listed in table 3.21.

Function Name	Application Type	Remarks
_hi_cpuini	CPU initialization routine	
_kernel_reset	(Calls vsta_knl)	Stack size is calculated as 0
_inithdr1	Initialization routine	
_MainTask	Task	
_texrtn1	Task exception processing routine for _MainTask	
_sub1	Function called from _MainTask	
_Task7	Task	
_svchdr1	Extended service call handler	Called from _MainTask
_inthdr_level1	Interrupt handler (interrupt level 1)	
_inthdr_level5	Interrupt handler (interrupt level 5)	
_kernel_tmrini	Timer driver (timer initialization routine)	Initialization routine
_kernel_tmrint	Timer driver (timer interrupt routine)	Interrupt handler
_cychdr1	Cyclic handler	
_kernel_sysdwn	System down	

 Table 3.21
 Configuration of Sample System

In the above application, the static stack and coprocessor are assumed not to be used and the CFG\_TRACE check disabled.

An example of stack size display by the CallWalker for the above application is shown in figure 3.53.



🖥 7770 jeix.cal – Cell Walker					
Elle Edit View Joolo Help					
D 📽 🖬 📽 🚳 🍢 🏷 🖓 🐴 🛷 👘	👯 💱 🦹 Standard Lib	wary Version : Standard,	lbrary_SH_V9	*	
E-1 7770_miccal (Max: 68)	Symbol	Athibutes	Address	Size	Stack size Source
8-8 h(cpuini (4)	💽 hi opuini		Dra600003c	20	4 T770 cpainistej
_kernel_reset (0)	(E_cychdr1		Dx8006ccb4	52	20 cychdr1.nbj
8-11 sychart (21)	I promit		Dx8000cdec	52	16 overtnílabj
-X (0)	() initial		D:8008cc#8	32	16 inibitrabj
8-80 sectal (16)	() teatril		D-B006cedS	52	24 teortril.obj
	II Jamel (mrini		D-8000cba8	182	16 7770,terdrv.obj
E-83 interi (16)	1 Johd Jevel5		D/H000ed3c	62	20 Inthdr. Jevel 5.abj
	<ol> <li>kenel terint</li> </ol>		D:8006cc5e	86	4 1770 terdivabj
E _ 10 (0)	TE_teck7		D:8006ce84	84	8 taskobj
R kanal tarini (16)	MainTack		D-B00BodeO	164	44 taskobj
R-ID block levels (21)	C kenel pystwi		0400006835	32	0 7770 pysównabj
- X (D)	Isthd Jebel1		D-8000cd08	52	32 inthdr.jevel1.sbj
- (1) kernel twint (4)	- · ·				
⊟-K1 task7 (8)					
(0)					
B-B MainTask (68)					
8-11 sub1 (28)					
(0)					
8-11 john;kbel1 (22)					
— 🗙 (D)					
For Help, press F1			SH-4A	Find : Sta	dk siae

# Figure 3.53 Stack Size Display Example by CallWalker

The stack size is calculated from the displayed information. The stack size displayed by the CallWalker is the stack size which a task or interrupt handler can use independently. The stack size can be obtained by adding the necessary size of the kernel to this displayed size. Each stack size is calculated below based on the displayed stack size example by the CallWalker.

The stack size of the "\_MainTask" task is calculated as an example.

\_MainTask calls the following function and service call. It also defines a task exception processing routine.

-\_\_\_\_\_\_sub1

- Extended service call routine (\_svcrtn1)
- Task exception processing routine (\_texrtn1)



Figure 3.54 Overview of Sample Task Processing

The Call Information View of the CallWalker indicates that \_MainTask calls the \_sub1 function. However, information for the other calls (e.g. service call) is not available. Since the CallWalker cannot display information for the other two calls, calculation must be performed manually.

The stack sizes of \_MainTask and \_sub1 can be obtained from the Call Information View and Symbol Detail View, respectively. Add manually the stack sizes of the other extended service call routine and task exception processing routine to these stack sizes.

The stack size of the "\_MainTask" task alone becomes as shown in table 3.22.

<b>Table 3.22</b>	Stack	Size o	of _Main	Task Itself
-------------------	-------	--------	----------	-------------

No.	Function Name	Stack Size
1	_MainTask	44 bytes
2	_sub1	24 bytes
3	_svcrtn1	16 bytes
4	_texrtn1	24 + 152 bytes*
Total		260 bytes

Note: Added size (necessary size) of call routine and handler. For details, refer to the HI7000/4 Series User's Manual.



The value determined here is the stack size of the "\_MainTask" task itself. Substitute this value into item 1 in table C.5, Task Stack Size, in the HI7000/4 Series User's Manual. The stack size of the "\_MainTask" task is determined as shown in table 3.23.

No.	ltem		Stack Size	
1	Obtained size		260 bytes	
2	Necessary size		196 bytes	
3	Tasks	A_COP0 attribute		
4	1	A_COP1 attribute		
5	1	A_COP2 attribute	_	
6	S	Static stack usage	—	
7	Checks CFG_TF	ACE		
8	Addition conside	ring nested interrupts	_	
Total			456 bytes	

 Table 3.23
 Task Stack Size Calculation

(4) Calculation example of interrupt handler stack size

In this example, there are two interrupt handlers.

- inthdr\_level1
- inthdr\_level5

In addition, a timer is used. The stack size of each interrupt handler needs to be determined because these interrupt handlers have different interrupt levels. Accordingly, nesting does not need to be considered for these interrupts.

Substitute each stack size into item 1 in table C.6, Interrupt Handler Stack Size, in the HI7000/4 Series User's Manual.

			Stack Size	
No.	ltem	_inthdr_level1	_inthdr_level5	_kernel_tmrint
1	Obtained size	32 bytes	20 bytes	4 bytes
2	Calls service call from the interrupt handlers	192 bytes	192 bytes	192 bytes
3	Checks CFG_TRACE	_		
4	Addition considering nested interrupts			_
Total		224 bytes	212 bytes	196 bytes

## Table 3.24 Interrupt Handler Stack Size Calculation

The interrupt handler stack size to be specified is determined from these values. Substitute these values into the following formula provided in the HI7000/4 Series User's Manual to obtain the interrupt handler stack size.

 $CFG\_IRQSTKSZ = \sum (The stack area of the handler that uses the largest stack area) + 28 + (stack size used by the NMI interrupt handler calculated as shown in appendixes C.4 and C.5 + 48) × NMI nest count$ 

The result is as follows:

 $CFG_IRQSTKSZ = 224 + 212 + 196 + 28 + 0$  (no NMI nesting) = 660 bytes

(5) Calculation example of time event handler stack size

In this example, only one cyclic handler (\_cychdr1) is used.

Substitute this value into item 1 in table C.7, Time Event Handler Stack Size, in the HI7000/4 Series User's Manual.



No.	Item	Stack Size
1	Obtained size	20 bytes
2	Necessary size	192 bytes
3	Calls service call from the time event handlers	144 bytes
4	Checks CFG_TRACE	_
5	Addition considering nested interrupts	_
6	Addition when the NMI is used	_
Total		356 bytes

# Table 3.25 Time Event Handler Stack Size Calculation

Only one cyclic handler is used as the time event handler in this example. When more than one time event handler is used, calculate the stack size using the maximum size of all time event handlers that use the stack.

### (6) Calculation example of initialization routine stack size

In this example, one initialization routine (inithdr1) is used.

However, since a timer driver is used, the timer initialization handler "\_kernel\_tmrini" of the timer driver is actually used, resulting in a total of two initialization routines being used.

Therefore, use the greater stack size among these two for calculating the initialization routine stack size.

#### Table 3.26 Initialization Routine Stack Size Calculation

No.	ltem	Stack Size
1	Obtained size	16 bytes
2	Necessary size	192 bytes
3	Checks CFG_TRACE	_
4	Addition when the NMI is used	_
Total		208 bytes

(7) Notes on using CallWalker

The notes when using the CallWalker are listed below.

- [RealTime OS Option...] in the Tools menu of the CallWalker is currently not supported.
- Assembly-language functions will not be calculated by the CallWalker, so they need to be calculated manually.
- The following functions will also not be calculated by the CallWalker, so they need to be calculated manually.
  - Recursive function
  - Circular function
  - Function having an unclear source symbol
  - Function having an address still not referenced

Note that when the function at the beginning of an application program, such as the starting function of a task or task exception processing routine is written in the assembly language, it may not be displayed in the Call Information View of the CallWalker.



# 3.4 System Configuration Procedure

A system using the HI series OS is configured using the HEW (High-performance Embedded Workshop).

The overview of system configuration is shown in figure 3.55.



Figure 3.55 System Configuration Procedure

Each HI series OS has a HEW configuration file (HEW workspace) for the supplied standard sample programs.

The configuration procedure using the supplied standard HEW configuration file is described below.



# 3.4.1 HI7000/4

For the configuration procedure of the HI7000/4, the SuperH<sup>™</sup> RISC engine Series C/C++ Compiler Package Ver. 6.0AR2, SH7612 HEW configuration file (referred to as HEW workspace), and Configuration Guide using whole linkage are provided. These can be downloaded from the website of Renesas Technology Corp.

# 3.4.2 HI7700/4

For the configuration procedure of the HI7700/4, the SuperH<sup>™</sup> RISC engine Series C/C++ Compiler Package Ver. 6.0AR2, SH7729 HEW configuration file (referred to as HEW workspace), and Configuration Guide using whole linkage are provided. These can be downloaded from the website of Renesas Technology Corp.

# 3.4.3 HI7750/4

For the configuration procedure of the HI7750/4, the SuperH<sup>™</sup> RISC engine Series C/C++ Compiler Package Ver. 6.0AR2, SH7750 HEW configuration file (referred to as HEW workspace), and Configuration Guide using whole linkage are provided. These can be downloaded from the website of Renesas Technology Corp.

# 3.4.4 HI2000/3

The configuration procedure using the HEW is shown below.

In this example, the H8S, H8/300 Series C/C++ Compiler Package Ver. 4.0AR2 is used.

Double-clicking the sample workspace file "product.hws" in the HI2000/3 installation folder "product" launches the HEW for configuring the HI2000/3. The HEW startup window is shown in figure 3.56.



🖗 hi26a - Hitachi Embedded Workshop	
Elle Edit Project Options Build Tools Window Help	
□◎目創み ※1151111 4 🙀 0 〒 🖬 🖉 🖽 巻 🔤	- C 🗷 🗆 🕐
N R R R B B C C C L B	
Projects	
Ruid / Electin Elles & Version Control /	
For Help, press F1	INS NUM

Figure 3.56 HEW Startup

Sample projects corresponding to each device are already registered in the workspace file "product.hws".

There are four sample projects corresponding to the CPU and operating modes as shown in table 3.27.

Select a project that matches the user environment (CPU and operating mode) and change the settings with reference to the subsequent descriptions.

RENESAS

No.	Project Name	Configuration File*	Contents
1	hi26a	hi26a	Project to create a load module for the H8S/2600 CPU in advanced mode (already registered for H8S/2655)
2	hi26n	hi26n	Project to create a load module for the H8S/2600 CPU in normal mode (already registered for H8S/2655)
3	hi20a	hi20a	Project to create a load module for the H8S/2000 CPU in advanced mode (already registered for H8S/2655)
4	hi20n	hi20n	Project to create a load module for the H8S/2000 CPU in normal mode (already registered for H8S/2655)

# Table 3.27 Standard Sample Projects

Note: A setting is made to create a load module in the configuration file.



To select a sample project, select a project from the HEW workspace window and select [Set as Current Project] from the pop-up menu.

@hi26a - Hitachi Embedded Workshop	
Elle Edit Project Options Build Tools Window Help	
□☞■₩8 ×№8 %¶ 0〒Ш  0∰8	5 A 1000 🖸 🖸 🖾 🔁
N 8 8 9 9 9 4 4	1 A
E Contra Al Dependencies	
Set as Ourrent Project Unload Project Remove Project	
Remove Files. INS	
Configure View	
<ul> <li>Allow Docking</li> <li>Hide</li> </ul>	
Projeco Properties	
X	
Build (Find in Files Version Control /	

Figure 3.57 Project Selection from Pop-up Menu

Note that projects for unused environments can be deleted.

When using a device other than the H8S/2655 or H8S/2245, after selecting a project, change the system configuration file already registered to that for the CPU used.

Define (add) the application programs created in section 2, Application Program Creation, in the project file. The procedure for adding files is shown below.

Select [Add Files...] from [Project] in the header menu in the window after setting the current project, and add the created application program files to the project file.

Ghi26a - Hitachi Embedded Workshop		
Ele Edit Project Options Build Tools Window  Add Files.  Bernove Files.  File Extensions.  Edit Project Contourction	w Help ↓    ②  ≝ ≭ №0%   ③   ③ 章 盖   ④	
Prod. Set Quirrent Project Insert Project Dependent Projects Project Hes 2555auxe 2555auxe 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxes 2555auxe		
Build (Find in Files), Version Control /		
Add file(s) to project	INS	S NUM "

Figure 3.58 File Addition Menu



Add File(s) Look in: 🔂	product		•		<u>e</u>	? ×
Cif hi20a hi20n hi26a hi26a hi26n hi16h	<b>_</b> s	ample				
File <u>n</u> ame:						Add
Files of <u>type</u> :	Project Files			-		Cancel

### Figure 3.59 Additional File Selection

In the additional file selection window, more than one file can be selected simultaneously by moving to the folder containing the files to be added and then selecting the files with the Shift key pressed down.

Define the section information of the added files.


Select [OptLinker...] from [Options] in the header menu, select the [Section] tab of the [OptLinker options (hi26a)] dialog box, and make settings to add the section information.

🗑 hi26a - Hitachi Emb	edded Workshop		
Eile Edit Broject	Options Build Icols Window Help		
_ <b>□ \$</b> # # # # # #	HBSJHB/300 C/C++ Library Generator HBSJHB/300 C/C++ Compiler HBSJHB/300 Assembler	H × H25a	
	OptLinker		1
E-O product B-O h20a	Build Phases		
8-02 h20n	Build Contigurations		
B- C h20h	85acpusro 55alloro 55alloro 55avecaro 55avecaro sk.c		
N Deix of the	l in Filten 入 'Hersion Control /		
Edit options for phase (	OptLinker		INS NUM //

Figure 3.60 OptLinker Selection Menu



OptLinker options@	Optimize Sectio	n Verify Other		<u>?</u> ×
Relocatable <u>s</u> e	ction start addres	s :		
Address H'00000200 H'00FFEC00	Section hi8_2s h2ssetup h2suser h2silint h2sc Ptask hi8_2s_ram h2sstack h2smpf h2supf h2supr ram		Add Modify New Ove Remov	rlay ∕e Do <u>w</u> n
<u>G</u> enerate exter	nal symbol file :			
			A <u>d</u> d Remo <u>y</u>	 /e
Use external	subcommand file	OK	C	ancel

Figure 3.61 Section Information Addition

How to add a section is described next. Adding program section "P\_section" of the added application file is shown as an example.

Select [Ptask] and press the [Add...] button.



Add section	<u>?×</u>
Section name : P_section	•
ОК	Cancel

Figure 3.62 Additional Section Information Input

Input "P\_section" in [Section name :] in the [Add section] dialog box and press the [OK] button. The added "P\_section" section will be displayed below the "Ptask" section.

OptLinker options Input   Output   Belocatable se	0ptimize Section	Verify Other	<u>*</u> *
H'000FFEC00	Section start address Section hi8_2s h2ssetup h2suser h2silint h2sc Ptask P_section hi8_2s_ram h2sstack h2smpf h2smpl	•	Add Modify New Overlay <u>R</u> emove Up Down
<u>G</u> enerate exter	nal symbol file :		A <u>d</u> d Remo <u>v</u> e
Use external	subcommand file	ОК	Cancel

Figure 3.63 Added Section Information Confirmation

RENESAS

To reflect the updated section information, press the [OK] button.

Next, select [Build] from [Build] in the header menu to configure (build) the system.



Figure 3.64 Build Execution

The above operations create an executable file.

Note that the result of compile, assemble, and linkage is displayed in the lowest part of the window. If an error occurs, after correcting the corresponding source program, re-execute build.

The executable file (extension of abs) is created in the folder (folder with the relevant project name under the [product] folder) specified by the configuration file selected in the relevant project.

Build by standard configuration uses a kernel library in which the parameter check function and shared-stack function are enabled.

After the application program has been debugged and it has reached a level to be embedded in a product, the parameter check executed at the beginning of the system call becomes a useless routine. Accordingly, this parameter check function can be removed in the HI2000/3.

For details on the how to remove the parameter check function, refer to section 1.3.2, Installation in HI2000/3 and HI1000/4.

#### 3.4.5 HI1000/4

The configuration procedure using the HEW is shown below.

In this example, the H8S, H8/300 Series C/C++ Compiler Package Ver. 6.0.00 is used.

Double-clicking the sample workspace file "product.hws" in the HI1000/4 installation folder "product" launches the HEW for configuring the HI1000/4. The HEW startup window is shown in figure 3.65.





Figure 3.65 HEW Startup

Sample projects corresponding to each device are already registered in the workspace file "product.hws". There are two sample projects corresponding to the CPU and operating modes as shown below. Select a project that matches the user environment (CPU and operating mode) and change the settings with reference to the subsequent descriptions.

- 1650asmp: Project to create a load module for the H8SX/1650 CPU in advanced mode
- 1525asmp: Project to create a load module for the H8SX/1525 CPU in advanced mode

To select a sample project, select a project from the HEW workspace window and select [Set as Current Project] from the pop-up menu.



144 E	· 한 번 전 [ob_adv	<u>×</u>	DetautSection	3 大学 118	医 自生亡	5 2
ет, шнает (шч. (	9 IN CH 😫 5	ابعك				
H (1) 1650er	Version Control	- III-				
- 121	Configure View.					
(सम् सम् स्	<ul> <li>Allow Docking Hide</li> <li>Exceeding</li> </ul>					
	Permave Project Uniced Project					
	Add Files. Romovo Files.	INS				
in the	Add Folder					
Projects	Templates Navigat	an				

Figure 3.66 Project Selection from Pop-up Menu

Note that projects for unused environments can be deleted.

Define (add) the application programs created in section 2, Application Program Creation, in the project file. The procedure for adding files is shown below.



Select [Add Files...] from [Project] in the header menu in the window after setting the current project, and add the created application program files to the project file.



Figure 3.67 File Addition Menu



I 1525asmp       Itask.c         I 1650asmp       c_sample         hihead       obj_adv         setup.inc       Add	Look jn: 🔂 sample		-	<u>ø</u>	* <u>*</u>
File name: Add	☐ 1525asmp ☐ 1650asmp ☐ c_sample ☐ hihead ☐ obj_ad∨ 폐 setup.inc	ja task.c			
	File <u>n</u> ame:				Add

#### Figure 3.68 Additional File Selection

In the additional file selection window, more than one file can be selected simultaneously by moving to the folder containing the files to be added and then selecting the files with the Shift key pressed down.

Define the section information of the added files.



Select [H8S, H8/300 Standard Toolchain...] from [Options] in the header menu, select the [Link/Library] tab of the [H8S, H8/300 Standard Toolchain] dialog box, and make settings to add the section information.

Elie Edit View Project	Options Build Memory Tools Windo	w Help	1000
DGBBBBBB	H8S.H8/303 Stendard Toolchain	5 U 8 2 9 4 94	
· · ·	Build Eheses	DefaultSection	* 21
THE SEAM DE	Build Configurations	MRSTI	
leaves of a second line	Debug Sessiona	and an extra conserved.	
E S product	Debug Setings		
E- TISOamp	Badix		
Amenbly source fill 1650 And an			
- 1650cpu.m			
1650ide.tec 21 1650itweby.set			
kenel_ietup.in			
- A kenel_spidwn.			
E Level_vector.u			
E C source file	-111		
GD tark c			
🖂 🔐 tank.c 🖽 🥶 Dependencies			
Dependencies			
Luck.c Dependencies Ronin Konin Konin			
Dependencies Dependencies Anonino Kensel h Extensel ino	2		
Instruction     Instruction     Instruction     Instruction     Instruction     Instruction     Instruction			
task.c     Dependencies     Aonite     Aonite			
Dependencies Dependencies Nonh Noninc Newsth Remotinc Pr			
Inske     Depardencies     Annh     Annine			
tank.c     Departdencies     Annine     Acend.h     Keend.h     Keend.inc     Keend.inc     Keend.inc			_
Bunk c     Departdencies     Anninc     Accest h     Bunk (Debug ) Find 1	n Files / Version Control /		

Figure 3.69 H8S, H8/300 Standard Toolchain Selection Menu



H8S,H8/300 Standard Toolchain	? 🗙
Configuration :	C/C++ Assembly Link/Library Standard Library CPU
obi_adv       Issue of the second	Category : Input Show entries for : Input Library files List Optimize \${WORKSPDIR Section Verify Other Subcommand file Emove
	Use entry point : Prelinker control : KERNEL_H_CPUINI Auto Options Link/Library : -entry=_KERNEL_H_CPUINI -noprelink -nomessage -list=''\$(CONFIGDIR)\\$(PROJECTNAME).map'' -show=symbol -nooptimize

Figure 3.70 Section Setting Menu





Figure 3.71 Section Information Addition

How to add a section is described next. Adding program section "P\_section" of the added application file is shown as an example.

Select [P\_hiidle] and press the [Add...] button.



A	dd section	? ×	
	Section name : P_section		
	ОК	Cancel	

Figure 3.72 Additional Section Information Input

Input "P\_section" in [Section name :] in the [Add section] dialog box and press the [OK] button. The added "P\_section" section will be displayed below the "P\_hiidle" section.

H8S,H8/300 Standard Toolchain	? ×
Configuration : obj_adv	C/C++       Assembly       Link/Library       Standard Library       CPU ▲         Category :       Section       Image: Section and the sectin and the section and the section and the section and the sectin
	OK Cancel

Figure 3.73 Added Section Information Confirmation



To reflect the updated section information, press the [OK] button.

Next, select [Build] from [Build] in the header menu to configure (build) the system.



Figure 3.74 Build Execution

The above operations create an executable file.

Note that the result of compile, assemble, and linkage is displayed in the lowest part of the window. If an error occurs, after correcting the corresponding source program, re-execute build.

The executable file (extension of abs) is created in the folder ("obj\_adv" folder under the [product] folder) specified by the relevant project.

Build by standard configuration uses a kernel library in which the parameter check function and shared-stack function are enabled.

After the application program has been debugged and it has reached a level to be embedded in a product, the parameter check executed at the beginning of the system call becomes a useless routine. Accordingly, this parameter check function can be removed in the HI1000/4.

For details on the how to remove the parameter check function, refer to section 1.3.2, Installation in HI2000/3 and HI1000/4.



# 3.4.6 FAQs about System Configuration

This section answers questions about system configuration which are frequently asked by users of the HI series OS.

FAQ Contents:

(1)	Stack Size Used for Service Calls	283
(2)	Calculation of OS Stack Size	284
(3)	Definitions for Separate Linkage	285
(4)	Calculation of Interrupt Nesting Level	287
(5)	Section Information	288



## (1) Stack Size Used for Service Calls

Classification: Configuration								
Question         HI7000/4         HI7700/4         HI7750/4         HI2000/3         HI1000/4								
Does the necessary size in stack size calculation described in the HI7000/4 Series User's Manual include the stack used for service calls?								
Answer								
The necessary size in stack size calculation described in the HI7000/4 Series User's Manual does include the stack used for service calls.								
Note that some service calls involve task switching, and some do not. The stack size for a service call which involves task switching is included in the necessary stack size for calculation described in the HI7000/4 Series User's Manual. On the other hand, as the latter type of service calls do not								

involve task switching, they are executed at a high speed without switching task stacks. This processing is possible because there is no task switching. In this case too, the stack size is included in the necessary stack size for calculation.



# (2) Calculation of OS Stack Size

Classification: Configuration						
Question	HI7000/4	HI7700/4	HI7750/4	HI2000/3	HI1000/4	
When calculating the OS stack size, should the calls of a run-time library from another run-time library be counted as the interrupt nesting level?						
Answer						
Interrupt nesting does not mean nesting of function calls.						
Only an interrupt that occurs in the same interrupt processing should be counted as the nesting level.						



# (3) Definitions for Separate Linkage

Classification: Configuration							
Question	HI7000/4	HI7700/4	HI7750/4				
We are considering using separate linkage for system creation.							
Though updating the load modules will change the addresses of the application programs unless they are intentionally managed, do such programs operate correctly even after the addresses have changed? In addition, what should be kept in mind when separate linkage is used for task creation?							
Answer							
Though the addresses of the appli the application programs are oper	cation progra	ms will be ch problems.	anged by upd	lating the load	l modules,		
The points that should be kept in below.	mind when se	eparate linkag	e is used for t	ask creation a	are shown		
When the application programs are not saved in ROM, objects must be created dynamically by service calls. Therefore, include the service calls needed to dynamically create objects by the configurator.							
If service calls to dynamically cre following when separate linkage i	ate objects ar	e not included	d by the confi	gurator, note	the		
(1) The programs must be linked	to the kernel	side.					
(2) While the [Link with Kernel I be defined.	(2) While the [Link with Kernel Library] check box is selected in the configurator, handlers cannot be defined.						
When separate linkage is used, no	te the follow	ing for task ci	reation.				
• When creating tasks that use the static stack by the configurator, always select the [Link with Kernel Library] check box.							
• When automatic task ID assig with Kernel Library] check be	• When automatic task ID assignment is specified in the configurator, never select the [Link with Kernel Library] check box.						
				(Continued of	n next page)		



(Continued from previous page)

#### Answer

For separate linkage, when each load module is created, one symbol of the other load module must be referenced.

When the kernel environment load module is created, the address of \_\_kernel\_cnfgtbl (service call interface information: start address of the C\_hibase section) must be defined. This defined address must be the same as the address where the C\_hibase section is allocated.

When the kernel load module is created, the address of\_\_kernel\_sysmt (kernel environment information: start address of the C\_hisysmt section) must be defined. This defined address must be the same as the address where the C\_hisysmt section is allocated.

As described above, the OS does not require that the start address of the C\_hibase section be the same as that of the C\_hisysmt section. Please see the following table for a summary of this information.

Kernel Side	Kernel Environment Side
C_hibase section	Symbol _kernel_cnfgtbl is forcibly defined to the start address of the C_hibase section.
<actual description=""></actual>	<reference></reference>
Service call interface information is allocated.	Issues service calls according to the address of symbol _kernel_cnfgtbl.
Symbol _kernel_sysmt is forcibly defined to the start address of the C_hisysmt section.	C_hisysmt section
<reference></reference>	<actual description=""></actual>
Refers to the kernel information at the address of symbol _kernel_sysmt.	Kernel environment information is allocated.

# (4) Calculation of Interrupt Nesting Level

Classification: Configuration						
Question	HI7000/4	HI7700/4	HI7750/4	HI2000/3	HI1000/4	
QuestionHI7000/4HI7700/4HI7750/4HI2000/3HI1000/4How many levels are interrupts to be nested in the following case? (The specified interrupt levels are not sequential values).Interrupt specified interrupt levels[Interrupt source level]Interrupt_IRQ0: Interrupt level 15Interrupt_IRQ1: Interrupt level 14Interrupt_IRQ2: Interrupt level 12Interrupt_IRQ3: Interrupt level 10DMAC DEIO: Interrupt level 10CMT: Interrupt level 08						
<ul> <li>Kernel interrupt mask level: Interrupt mask level 12</li> <li>How should the number of the following interrupts be determined? Should it be determined by simply counting the nesting level, or by calculating the difference between the highest interrupt level and mask level and the difference between the lowest interrupt level and mask level?</li> <li>Interrupts higher than the kernel interrupt mask level</li> <li>Interrupts equal to or lower than the kernel interrupt mask level</li> </ul>						
Answer						
It can be determined by simply counting the nesting level. It does not depend on whether the interrupt level settings are sequential values.						
See the following for the above es	xample.					
<ul> <li>Interrupts higher than the kernel interrupt mask level: 2</li> <li>Interrupts equal to or lower than the kernel interrupt mask level: 3</li> </ul>						



# (5) Section Information

Classification: Configuration						
Question	HI7000/4	HI7700/4	HI7750/4	HI2000/3	HI1000/4	
When arbitrary functions are created and the system is configured, sections P, C, D, and B are not generated. Is it necessary to prepare these sections in addition to the sections defined in advance by the OS?						
Answer						
The sections of the user-created programs can be freely allocated by the user.						
User programs do not need to be added to the OS section names. The OS does not provide the function to add them to the OS section names.						
User programs can be allocated with arbitrary section names.						



# Section 4 Device-Dependent Specifications

# 4.1 FAQs about Device-Dependent Specifications

This section answers questions frequently asked by users of the HI series OS about devicedependent specifications.

FAQ Contents:

Cache Enabling Setting	
Cache Usage	
Restrictions on Write-Back Mode (1)	
Restrictions on Write-Back Mode (2)	
Cache Support	
X/Y Memory Usage	
Support of MMU	
Timer Driver	
Control of Timer Used by OS	
CPU Initialization Routine Written in C Language	
Location of Interrupt Entry/Exit Processing Routine	
Initialization of External Memory	
Transition to Power-Down Mode	
	Cache Enabling Setting Cache Usage Restrictions on Write-Back Mode (1) Restrictions on Write-Back Mode (2) Cache Support X/Y Memory Usage Support of MMU Timer Driver Control of Timer Used by OS CPU Initialization Routine Written in C Language Location of Interrupt Entry/Exit Processing Routine Initialization of External Memory Transition to Power-Down Mode



## 4.1.1 Cache Enabling Setting

Classification: Device-dependent specifications								
Questi	Question         HI7700/4         HI7750/4							
What s	What settings are needed to enable the cache?							
Answe	er							
The ca	che should be enabled (initi	alized) in the	e CPU initiali	zation process	s.			
The O must b	The OS provides a service call specialized for cache initialization (vini_cac service call), which must be added to the CPU initialization processing.							
A codi	ng example using the HI77	00/4 CPU ini	tialization ro	utine for the S	SH7708 is she	own below.		
	/*************************************	**************************************	*****	*****	****/ */ */			
	/*** Initialize Hardware Enviror set_gbr((VP)IOBASE);	iment ***/	/* set I/O base	address to GBR	*/			
	vini_cac(9, 128, 4);	ment ***/	/* CACHE disa	able	*/	(1)		
	/* _INITSCT(); */	nent /	/* Call section-	initialize routine	*/			
	vsta_knl(); /* Start kernel */							
Figure 4.1 CPU Initialization Routine When Using Cache (SH7708)								
The following table shows examples of the vini_cac service call specification ((1) shown in the above figure) for each CPU type.								
					(Continued of	n next page)		

RENESAS

### (Continued from previous page)

#### Answer

#### Table 4.1 vini\_cac Specification Example for Each CPU

CPU Type		Description
SH7708 series	vini_cac (9, 128, 4);	Internal RAM mode is not used, writing mode for P0, U0, and P3 areas is copy back mode, number of entries is 128, and number of ways is 4
	vini_cac (0x2E, 128, 2);	Internal RAM mode is used, writing mode for P0, U0, and P3 areas is write through mode, number of entries is 128, and number of ways is 2
SH7709	vini_cac (0xF, 128, 4);	Internal RAM mode is not used, writing mode for P0, U0, and P3 areas is write through mode, number of entries is 128, and number of ways is 4
SH7706, SH7709S, SH7727, SH7641, SH7660	vini_cac (0xB, 256, 4);	Writing mode for P0, U0, and P3 areas is write-through mode, writing mode for P1 area is copy-back mode, number of entries is 256, and number of ways is 4
SH7290, SH7294, SH7300, SH7705,	vini_cac (0xF, 512, 4);	Writing mode for P0, U0, and P3 areas is write-through mode, writing mode for P1 area is copy-back mode, number of entries is 512, and number of ways is 4
SH7710	vini_cac (0xF, 256, 4);	Writing mode for P0, U0, and P3 areas is write-through mode, writing mode for P1 area is copy-back mode, number of entries is 256, and number of ways is 4

For notes on using cache, refer to the HI7000/4 Series User's Manual.



## 4.1.2 Cache Usage

Classification: Device-dependent specifications								
Que	Question         HI7700/4         HI7750/4							
Wha	t should be kept in mind whe	n using the ca	iche?					
Ans	wer							
- - - - H - - - - - - - - - - - - - - -	<ul> <li>Separating the areas in which data will be cached or not cached To separate the areas in which data will be cached or not cached, allocate programs and data at linkage as follows.</li> <li>Programs and data that should be cached: P0, P1, or P3 area</li> <li>Programs and data that should not be cached: P2 area</li> <li>Note that data in the P2 area will not be cached even when the cache is enabled. To enable or disable the cache dynamically, use the following examples of procedures for HI7700/4 and HI7750/4.</li> <li>HI7700/4</li> <li>(1) To disable the cache</li> </ul>							
/* Setting SR.BL = 1 is recommended for interrupt masking. */ old_sr = get_cr(); set_cr(old_sr[0x1000000); /* Set BL = 1. */ vini_cac(0, entnum, waynum); /* Disable the cache and clear the CF bit to 0. */ vfls_cac(0, 0x1bffff); /* Write the necessary area back to the actual memory. */ /* At this point, all cache entries can be safely destroyed. */ vini_cac(8, entnum, waynum); /* Disable the cache and set the CF bit to 1. */ /* This step invalidates all cache entries. */ set_cr(old_sr); Figure 4.2 Coding Example for Disabling Cache (HI7700/4)								
	(Continued on next page)							

RENESAS

(Continued from previous page)

#### Answer

(2) To enable the cache

vini\_cac(9, entnum, waynum); /\* Set CE = 1 and CF = 1 \*/ /\* CF = 0 is allowable, but CF = 1 is safer. \*/

#### Figure 4.3 Coding Example for Enabling Cache (HI7700/4)

— Note on vfls\_cac

The address specified by vfls\_cac must be in a physical address range from H'0 to H'1BFFFFFF (the upper three bits of the address must be 0).

For details, refer to the HI7000/4 Series User's Manual.

— Notes on vini\_cac

The entnum and waynum parameters of vini\_cac must be specified as follows.

- (1) When the 16-kbyte cache is provided in the device such as SH7709S or SH7729 entnum = 256 and waynum = 4
- (2) When the 32-kbyte mode is used for a device such as SH7705 or SH7290 After selecting the 32-kbyte mode with the CCR3 register, set entnum = 512 and waynum = 4, and issue a vini\_cac service call.

(Continued on next page)



#### (Continued from previous page)

#### Answer

#### • HI7750/4

(1) To disable the cache

```
*/
/* Setting SR.BL = 1 is recommended for interrupt masking.
 old_sr = get_cr();
 set_cr(old_sr|0x1000000); /* Set BL = 1.
                                                                                       */
                              /* Set ICE = off and OCE = off.
 vini_cac(0x0000000);
                                                                                       */
 vfls cac(0x8000000, 0x9bffffff):
                              /* Write the necessary area back to the actual memory. */
                                                                                       */
 /* At this point, all cache entries can be safely destroyed.
 vini_cac(0x0000808);
                              /* Set ICE = off, OCE = off, ICI = 1, and OCI = 1.
                                                                                       */
 /* This step invalidates all cache entries.
                                                                                       */
```

```
set_cr(old_sr);
```

#### Figure 4.4 Coding Example for Disabling Cache (HI7750/4)

(2) To enable the cache

vini\_cac(0x0000090d); /\* Set ICI = 1, ICE = 1, OCI = 1, CB = 1, and OCE = 1. \*/ /\* ICI = 0 and OCI = 0 are allowable, but ICI = 1 and OCI = 1 are safer. \*/

## Figure 4.5 Coding Example for Enabling Cache (HI7750/4)

- Note on vfls\_cac

The address specified by vfls\_cac must be in a physical address range from H'80000000 to H'9BFFFFFF.

For details, refer to the HI7000/4 Series User's Manual.



## 4.1.3 Restrictions on Write-Back Mode (1)

Classification: Device-dependent specifications					
Question		HI7700/4	HI7750/4		
What should be kept in mind when setting the cache to the write-back mode? Is there any restriction on cache settings for the HI7000/4?					
Answer					
There is nothing that needs special	ll care, except	for the coher	ency.		
For example, when writing data through the program and then transferring the data through the DMAC, use either of the following procedures.					
(1) Allocate the address where data is to be written through the program to a cache through area (write data by bypassing the cache).					
(2) Create a function to write the cache contents back to the memory, call the function after data is written, and then perform DMA transfer.					after data is
When transferring data through the DMAC and then reading the data through the program, use either of the following procedures.					
(1) Read data from an address allocated to a cache through area (read data by bypassing the cache).					
(2) Create a function to invalidate the cache contents, call the function, and then read the data transferred by the DMAC from an address allocated to a cache through area.					ie data
The overview of write-back mode is shown in figure 4.6.					
				(Continued or	n next page)



## (Continued from previous page)





## 4.1.4 Restrictions on Write-Back Mode (2)

Classification: Device-dependent specifications							
Question			HI7750/4				
When data is transferred through the DMA after the cache is disabled in an acquired variable- length memory block (vinv_cac service call), the data at the beginning of the variable-length memory block becomes invalid. What causes this problem?							
Answer							
This problem occurs when the memory block contents are stored in the cache. It occurs only in the SH-4 which uses 32-byte cache lines, and does not occur in the SH-3 which uses 16-bytes cache lines.							
When variable-length memory blocks are allocated, 16-byte management areas are also allocated in the memory pool as shown in the following figure.							
Start add memory t	ess of	ernel management a Memory block /	A	95			
Start add memory t	Start address of memory block B	érnel management a Memory block I	area B } 16 byte	9S			
		~~~					
	Memory pool area						
Figure 4.7 Configuration of Variable-Length Memory Blocks							

(Continued on next page)



(Continued from previous page)

#### Answer

If the cache line size is 32 bytes and acquired memory block A is allocated to address 32n + 16 (n is an integer), the first 16 bytes of memory block A is stored in the cache when the kernel accesses management area A. The following shows an example of storing memory block contents in the cache.



Figure 4.8 Example of Storing Variable-Length Memory Block Contents in Cache

- 1. When the kernel accesses management area A before DMA transfer, the data before DMA transfer is stored in the cache.
- 2. When the cache is flushed after DMA transfer, the first 16 bytes of memory block A is overwritten with the cache data and the contents are lost.

To prevent this problem, the start address of the memory block to be acquired must always be set to 32n as shown below.

- Specify the variable-length memory block size to be acquired to (actual required size) + 28.
- When accessing an acquired memory block, round up the start address passed from the kernel to 32n (round up to a higher address) and use the result as the start address of the memory block.



## 4.1.5 Cache Support

Classification: Device-dependent specifications						
Question	HI7700/4	HI7750/4				
When using cache-support service calls which manipulate the CCR, what should be kept in mind about memory allocation?						
Answer						
The cache-support service calls access the CCR or address-mapped cache array. During this access, the kernel internally corrects the program counter (PC) value to point to the P2 area (non-cacheable).						



## 4.1.6 X/Y Memory Usage

Classification: Device-dependent specifications						
Question	HI770 <sup>4</sup>	0/4				
What should be kept in mind when using the X/Y memory of the SH7729R?						
Answer						
The following addresses must be accessed by a program (the section addresses to be specified at linkage).						
In P2/Uxy,						
<ul> <li>X-RAM: H'A5007000 to H'A5008FFF</li> <li>Y-RAM: H'A5017000 to H'A5018FFF</li> </ul>						
When the following addresses are used,						
<ul> <li>X-RAM: H'05007000 to H'05008FFF</li> <li>Y-RAM: H'05017000 to H'05018FFF</li> </ul>						
note the restriction on X/Y memory cache is enabled.	ry usage that 2-cycle	accesses mus	t always be en	nsured when the		



# 4.1.7 Support of MMU

Classification: Device-dependent specifications							
Question		HI7700/4	HI7750/4				
Is there any restriction on MMU usage?							
Answer							
The HI series OS does not assume that the MMU is enabled, but it can be used under the following restrictions.							
(1) Allocation of the kernel sections to areas where addresses are not to be translated (P1 or P2) During kernel processing some groups are accessed with SP $PL = 1$ . If a TL P miss ecourts							
burning kernel processing, some areas are accessed with $SR.BL = 1$ . If a TLB miss occurs while $SR.BL = 1$ , the CPU execution moves to the reset vector. Such areas must be allocated to areas where addresses are not to be translated (P1 or P2). This restriction is applied to the following sections.							
P_hiknl, P_hireset,							
C_hivct, C_hitrp, C_hibase, C_hisysmt, C_hicfg,							
B_hitrcbuf, B_hitrceml, B_hiwrk, B_hidystk, B_histstk,							
B_hiirqstk, P_hisysdwn, P_hiintdwn							
(2) Address of the service call parameters to be passed through the pointer (such as pk_xxx) The kernel accesses the parameter address specified by a service call with the SR.BL bit in the same state as when the service call is issued (0). If a TLB miss might occur at this point, no service call should be issued in the TLB miss handler. If it can be ensured that no TLB miss occurs at this point, the TLB miss handler can issue service calls. Note that in the HI7700/4 specifications, no service call should be issued while SR.BL = 1.							
(3) Privileged/user mode In the HI7700/4 specifications, all programs such as tasks and handlers are initiated in the privileged mode. The application program cannot move the state to the user mode.							
(4) Write a program to the location of symbolkernel_tlb_ent in TLB miss handler nnnn_expent.src.							



# 4.1.8 Timer Driver

Classification: Device-dependent specifications								
Question	HI7000/4	HI7700/4	HI7750/4	HI2000/3	HI1000/4			
To obtain a hardware timer cycle of 1 ms when the crystal resonator on the board generates 33.333 MHz, is 33.333 the correct value to use for calculation?								
Answer								
Use $33.333 \times 10^6$ for calculation instead of 33.333.								
If 33.333 is used, it will not affect task switching but will affect time management by the OS.								
[Reference] Timer driver cycle time calculation A calculation example of a 1-ms timer cycle time using the SH7604 in the HI7000/4 is shown below.								
The hardware timer cycle time (T) is determined by the counter clock cycle time (t) and counter value (n) as follows:								
$T = \{t \times (n+1)\}$								
t is determined by the counter clock ( $\phi/8$ , $\phi/32$ , or $\phi/128$ ) selected by the timer control register								
When $\phi$ (CPU clock) is 28.6364 MHz, t becomes as follows:								
• Counter clock = $\phi/8$ : t = 279 r	18							
• Counter clock = $\phi/32$ : t = 1.11 µs • Counter clock = $\phi/128$ : t = 4.46 µs								
$\psi_{120} = \psi_{120} = \psi_{120}$	το μο			<u>(Cardina 1 a</u>				
				(Continued of	n next page)			


(Continued from previous page)

#### Answer

n is determined by setting a value from 0x0000 to 0xFFFF in output compare match register A (OCRA).

When  $\phi$  (CPU clock) is 28.6364 MHz, T is between the following ranges:

- Counter clock =  $\phi/8$ : t = 279 ns to 18.2 ms
- Counter clock =  $\phi/32$ : t = 1.11 µs to 72.7 ms
- Counter clock =  $\phi/128$ : t = 4.46 µs to 292 ms

Calculation of 1-ms cycle:

Output compare match register A (OCRA) = Timer cycle time (s)  $\times$  n – 1

In the above formula, timer cycle time (s) =  $1 \times 10^{-3}$  to specify a 1-ms timer cycle time. If  $\phi/8$  is selected as the counter clock, when  $\phi = 28.6364$  MHz,  $n = 28.6364 \times 10^6 \div 8$ .

Accordingly, output compare match register A (OCRA) becomes as follows:

Output compare match register A (OCRA) = Timer cycle time (s) × n - 1 =  $(1 \times 10^{-3}) \times (28.6364 \times 10^6 \div 8) - 1$ = 3578.55 (0x0DFA)

To obtain a 1-ms timer cycle time (s) with  $\phi$  (CPU clock) set to 28.6364 MHz, the value set to output compare match register A (OCRA) should be 3578.55 (0x0DFA).



# 4.1.9 Control of Timer Used by OS

Classification: Device-dependent	specification	S			
Question	HI7000/4	HI7700/4	HI7750/4		
How should the timer be controlle	ed?				
Answer					
How to control the timer is described example.	bed below wi	th using the S	SH7751 in the	e HI7750/4 as	an
Open the 7751_tmrdef.h file in th	e supplied SH	17751 folder.			
Change the "Peripheral clock" var reconfigure the system, and then Only the corresponding file can b	lue on line 19 check the resu e used to con	to the value alt. trol the timer	used in the ac	tual environn	nent,
/*************************************	timer driver ) Renesas Techn Corp. All Rights R SR) V1.0 ************************************	blogy Corp. eserved.	**************************************	() / / / / / / / / / / / / / / / / / / /	
Change the part of (1) in figure 4	9 to match th	e operating fr	equency of th	e device used	1.

RENESAS

# 4.1.10 CPU Initialization Routine Written in C Language

Classification: Device-dependent	specification	S			
Question				HI2000/3	HI1000/4
How should a CPU initialization	routine be wri	itten in C?			
Answer					
The CPU initialization routine can	n be written i	n the C langu	age.		
However, a C program accesses to is accessed before the necessary s system termination.) Accordingly language until the stack settings a	he stack (men ettings for sta , the CPU ini re completed	nory). A CPU ack access are tialization rou	U exception material exception exception material exception exceptication exc	ay occur if the A CPU excep written in the	e stack area tion causes assembly
After the necessary settings for st written in the C language may be	ack access ha executed.	ve been comp	pleted, a CPU	initialization	routine
For the method of changing the p assembly language) to enable exe refer to section 2, Application Pro	rovided samp cution of a Cl ogram Creatio	le CPU initia PU initializati n.	lization routin ion routine wi	ne (written in ritten in the C	the language,



# 4.1.11 Location of Interrupt Entry/Exit Processing Routine

Classification: Device-depende	ent specification	s			
Question	HI7000/4	HI7700/4	HI7750/4		
Which address should the inter to? (Which address is the initia	rupt entry/exit p l value when the	processing rou e kernel initia	tine (P_hiexp lizes the VBF	pent section) b R?)	be allocated
Answer					
The interrupt entry/exit process the user can choose the address	sing routine (P_)	hiexpent secti	on) can be all	ocated to any	address;
When the kernel initializes the is located (kernel initialization	VBR, H'100 she processing auto	ould be subtra matically calc	acted from the culates it).	e address whe	re P_expent
For the contents of the sample, of the device. The description i	refer to the deso ncludes the exco	cription of exe eption process	ception proce sing vector ad	ssing in the us ldresses.	ser's manual
Table 4.2   Interrupt or Exc	eption Entry/E	xit Processir	ng		
Symbol Name A	Ilocation Addro	ess	Processir	ng Contents	
kernel_exp_ent P	_hiexpent section	on	VBR + H'1 exception	00 is the gen vector addres	eral ss
kernel_tlb_ent P	hiexpent section	on + H'300	VBR + H'4 exception	00 is the TLB	s miss s
kernel_int_ent P	hiexpent section	on + H'500	VBR + H'6 vector add	00 is the inte lress	rrupt
If a general exception occurs, p be located at the corresponding Therefore, the above settings a	orocessing starts address. re necessary.	from VBR +	H'100, so nec	cessary proces	ssing must



# 4.1.12 Initialization of External Memory

Classification: Device-dependent specifications					
Question	HI7000/4	HI7700/4	HI7750/4	HI2000/3	HI1000/4
When the stack area of a task is a	llocated to the	e external area	a, why can the	e task not be v	woken up?
Answer					
When using the external RAM are	ea, the I/O por	rts must be se	t (initialized)		
Before starting the OS, initialize the I/O ports. After a reset, the kernel initialization processing accesses external addresses to initialize the task stack area.					
An example using the H8S micro	computer is sl	hown below.			
For example, in mode 6, ports A, B, and C work as input ports immediately after a reset. They must be set to address output pins by setting PFCR1 (pin function control register 1) for ports A and B to 1 and DDR (data direction register) for port C to 1.					



# 4.1.13 Transition to Power-Down Mode

Classi	fication: Device-dependent	specification	s			
Quest	ion	HI7000/4	HI7700/4	HI7750/4		
Does a operat	any problem arise when the ing? What should be kept in	software stan	dby mode is entering the s	entered while oftware stand	the system ti by mode?	mer is
Answ When Accor	er the software standby mode dingly, the following errors	is entered, th will occur.	e timer device	e used for the	OS system ti	mer stops.
	Standby not specified	Time tick su	pplied andby mode 1.		$\rightarrow$ Time	
			1) Erro 2) Erro	or in the system til or in the hardware	me. timer intervals	
	Figure 4.10	Errors in S	ystem Time i	in Standby M	Iode	

(Continued on next page)



(Continued from previous page)

#### Answer

Note the following when a register of the timer device used for the OS system timer is initialized in software standby mode.

1. Stop the system time in software standby mode and resume it when the software standby mode is canceled.

For example, if 0.6 ms has passed before the software standby mode is entered since the last timer interrupt, the following processing should be done to generate a timer interrupt 0.4 ms after the software standby mode is cancelled (when the time tick cycle is 1 ms).

- Save the value of the timer counter, which is a register in the timer device, when the software standby mode is entered.
- Restore the timer counter to the saved value when the software standby mode is canceled.
- 2. Stop the system time in software standby mode and initialize the timer counter value when the software standby mode is canceled.

For example, even if 0.6 ms has passed before the software standby mode is entered since the last timer interrupt, the following processing should be done to generate a timer interrupt 1 ms after the software standby mode is cancelled (when the time tick cycle is 1 ms).

 Initialize the timer device registers (call timer initialization routine \_kernel\_tmrini()) when the software standby mode is canceled.





# Section 5 Debugging

# 5.1 Overview of Debugging

In a system incorporating the HI series OS, the system down routine is initiated when the kernel finds an abnormal state such as an error in an object that was initially defined through the configurator or an undefined interrupt or exception. The system down routine can also be initiated through the application program when necessary.

This section describes how to debug the system using the system down routine and how to analyze the cause of an error when the system down routine is initiated.

When an abnormal state is found in the system, perform the following steps to solve the problem.



Figure 5.1 Procedure for Debugging Abnormal State in the System

RENESAS



Note: The system down routine is a term used in the HI7000/4 series and HI1000/4. The equivalent routine is called the system termination routine in the HI2000/3. In this section, both are collectively called the system down routine.

# 5.2 HI7000/4 Series

# 5.2.1 Preparation for Debugging

# (1) Enabling Parameter Check Function

During debugging, the function for checking service call parameters should be enabled. For details on the function, refer to section 1.3, Service Call Parameter Check.

# (2) Adding Debugging Code

Add a code for calling the system down routine to the application program so that the system down routine is called if a service call returns a fatal error code, such as a parameter error, and the processing cannot be continued. As this debugging code is unnecessary in the final version of the system, it is efficient to generate the code only when necessary through a macro and compiler's preprocessor directives.

The following shows the interface for calling the system down routine and a coding example.



Figure 5.2 System Down Routine Calling Interface (HI7000/4 Series)



Figure 5.3 Debugging Code Example (HI7000/4 Series)



# (3) Setting a Breakpoint

Set a breakpoint at the line shown in each example below through an emulator or an ICE and execute the application program.

1	****	
	**************/	
/* NAME = _kernel_sysawn;	*/ */	
/* FUNCTION = System down routine ; /************************************	**/	
void kernel sysdwn/type ercd inf1 inf2)		
W type: /* system down type */		
/* type >= 1 : system down of user program	*/	
/* type == 0 : initial information error	*/	
/* type == -1 : context error of ext tsk	*/	
/* type == -2 : context error of exd tsk	*/	
/* type == -16: undefined interrupt/exception	*/	
ER ercd; /* error code */		
/* type >= 0 : error code of user program	*/	
/* type == 0 : error code of initial information	*/	
/* type == -1 : error code of ext_tsk	*/	
/* type == -2 : error code of exd_tsk	*/	
/* type == -16: interrupt vector number	*/	
VW inf1; /* information-1 */		
/* type >= 0 : information of user program	*/	
/* type == 0 : indicator of initial information error	r */	
/* type == -1 : address of ext_tsk call	*/	
/* type == -2 : address of exd_tsk call	*/	
<pre>/* type == -16: address of interrupt occurrence</pre>	*/	
VW inf2; /* information-2 */		
/* type >= 0 : information of user program	*/	
/* type == 0 : number of error initial information	*/	
/* type == -16: SR of interrupt occurrence	*/	
{		
set_imask(SR_IMS15); /* mask all interrupt		
while(TRUE); /* endless loop	*/	
}		
$\sim$		
	Set a breakpoint at this line.	

Figure 5.4 Example of Setting a Breakpoint (HI7000/4)



Figure 5.5 Example of Setting a Breakpoint (HI7700/4, HI7750/4)



### 5.2.2 System Going Down

When the system goes down, the program execution stops at the breakpoint set as described in section 5.2.1 (3), Setting a Breakpoint. In the HI7000/4 series, the error information obtained when the system went down is passed through registers.

The error information parameters are stored in the following format.





#### 5.2.3 Types of System Down Causes

The HI7000/4 series system goes down due to the following types of causes.

Tuble 5.1 Types of System Down Causes (1117000/4 Series)	Table 5.1	<b>Types of System</b>	<b>Down Causes</b>	(HI7000/4	Series)
----------------------------------------------------------	-----------	------------------------	--------------------	-----------	---------

Error Type (R4)	Description
0	Initially defined object error
H'FFFFFFFF (-1)	Context error (ext_tsk service call)
H'FFFFFFE (-2)	Context error (exd_tsk service call)
H'FFFFFF0 (-16)	Undefined interrupt or exception
1 or larger (selectable by the user) $\ast^1$	vsys_dwn or ivsys_dwn service call
	Error Type (R4) 0 H'FFFFFFF (-1) H'FFFFFFFF (-2) H'FFFFFFF0 (-16) 1 or larger (selectable by the user) * <sup>1</sup>

Note: \*1 The error type value depends on the value specified by the application program.

The error information for each error cause is described below.



#### (1) Initially Defined Object Error

This error is found in the information about an object initially defined by the configurator. The following values are returned as error information.

Item	Register for Storing Information	Description
Error type (type)	R4	H'0
Error code (ercd)	R5	Code for the generated error
System down information 1 (inf1)	R6	0 (kernel side) or 1 (kernel environment side)
System down information 2 (inf2)	R7	Number for the initially defined object that has generated the error

#### Table 5.2 List of Error Information (Initially Defined Object Error)

The error code (ercd) indicates the code for the generated error (service call error code).

For system down information 1 (inf1), 0 is passed when the error occurred during object definition in the kernel side, or 1 when the error occurred during object definition in the kernel environment side. For the difference between the kernel side and the kernel environment side, see the following table.

Table 5.3	Difference between	Kernel Side and	Kernel Environment	t Side
-----------	--------------------	-----------------	--------------------	--------

Item	Description
Kernel side	An object which is included in the kernel load module and for which the "Link with Kernel Library" check box has been selected in the object generating dialog box of the configurator.
Kernel environment side	An object which is included in the kernel environment load module and for which the "Link with Kernel Library" check box has not been selected in the object generating dialog box of the configurator.

System down information 2 (inf2) indicates the ordinal number of the error object in definition processing. Note that the kernel side is processed first and the kernel environment side is then processed.



The following shows examples of values for system down information 1 and 2.

	Initial Definitions in the Kernel Side	Initial Definitions in the Kernel Environment Side	
	<ul> <li>Task A</li> <li>Cyclic handler A</li> <li>Extended service call A</li> </ul>	• Task B • Task C • Semaphore A • Event flag A	
1) When an erro 2) When an erro 3) When an erro 4) When an erro 5) When an erro 6) When an erro 7) When an erro	or occurred during initial definitio or occurred during initial definitio	n of task A in n of cyclic handler A ir n of extended service call A in n of task B in n of task C ir n of semaphore A ir n of event flag A ir	f1 = 0, inf2 = 1 if1 = 0, inf2 = 2 f1 = 0, inf2 = 3 f1 = 1, inf2 = 1 if1 = 1, inf2 = 3 if1 = 1, inf2 = 4

#### Figure 5.7 Examples of System Down Information 1 and 2

Check the definitions using the configurator according to the ordinal number of the error object.

For details on processing for each object, refer to the HI7000/4 Series User's Manual.

#### (2) Context Error (ext\_tsk Service Call)

This error occurs when a non-task context issues an ext\_tsk service call. The following values are passed as the error information.

#### Table 5.4 List of Error Information (Context Error)

Item	Register for Storing Information	Description
Error type (type)	R4	H'FFFFFFFF (-1)
Error code (ercd)	R5	H'FFFFFFE7 (-25)
System down information 1 (inf1)	R6	Address where ext_tsk was called
System down information 2 (inf2)	R7	Undetermined

Check the application program line corresponding to the address passed as system down information 1, and correct the program so that the ext\_tsk service call is issued from a task context.

For how to determine the program module corresponding to the error address, refer to section 5.5, Determining System Down Location.

#### (3) Context Error (exd\_tsk Service Call)

This error occurs when a non-task context issues an exd\_tsk service call. The following values are passed as the error information.

#### Table 5.5 List of Error Information (Context Error)

Item	Register for Storing Information	Description
Error type (type)	R4	H'FFFFFFFE (-2)
Error code (ercd)	R5	H'FFFFFFE7 (-25)
System down information 1 (inf1)	R6	Address where exd_tsk was called
System down information 2 (inf2)	R7	Undetermined

Check the application program line corresponding to the address passed as system down information 1, and correct the program so that the exd\_tsk service call is issued from a task context.

For how to determine the program module corresponding to the error address, refer to section 5.5, Determining System Down Location.



# (4) Undefined Interrupt or Exception

This error occurs when an undefined interrupt or undefined general exception is generated. The following values are passed as the error information.

	Register for Storing	Desci	ription
Item	Information	HI7000/4	HI7700/4, HI7750/4
Error type (type)	R4	H'FFFFFFF0 (-16)	
Error code (ercd)	R5	Vector number	Exception code
System down information 1 (inf1)	R6	PC information when exception occurred <sup>*1*2</sup>	the interrupt or
System down information 2 (inf2)	R7	SR information when exception occurred*3	the interrupt or

#### Table 5.6 List of Error Information (Undefined Interrupt or Exception)

Note: \*1 For a slot illegal instruction exception, the address of the undefined code or delayed branch instruction placed in a delay slot is passed as the PC information (or the address of the next instruction is passed only for the HI7000/4).

\*2 For a trap instruction exception, the address of the next instruction after the TRAPA instruction is passed.

\*3 For a CPU address error or DMAC address error in the HI7000/4, if the stack pointer (SP) value is not a multiple of four, undetermined values are passed as the PC and SR information.

The error code (ercd) indicates the vector number of the generated undefined interrupt or exception in the HI7000/4, or the generated exception code in the HI7700/4 or HI7750/4. Determine the generated interrupt or exception according to the error code (ercd). For details on the vector number or exception code, refer to the hardware manual of the target microcomputer.



(a) When an Undefined Interrupt Occurred

If the generated interrupt is necessary, create and register an interrupt handler for it. If it is not an intended interrupt, determine the cause, and correct the program so that the interrupt will not occur.

An unintended interrupt may occur due to the following reasons.

- A register is set up incorrectly in the interrupt source (an external device or an on-chip peripheral module in the microcomputer).
- The IRQ or IRL mode is set up incorrectly in the interrupt controller.
- The interrupt priority is set up incorrectly in the interrupt controller and an incorrect-level interrupt is detected.
- A noise is misinterpreted as an interrupt request signal.
- A failure or incorrect setting in the hardware circuit.
- (b) When an Undefined General Exception Occurred

If the generated exception is necessary, create and register a CPU exception handler or a trap exception handler for it. If it is not an intended exception, determine the error location according to the PC value passed as system down information 1 (inf1), and analyze the cause.

According to the SR value passed as system down information 2 (inf2), the CPU operating mode or interrupt mask level when the exception occurred can be determined.

For how to determine the program module corresponding to the PC address passed as system down information 1 (inf1), refer to section 5.5, Determining System Down Location.

For how to check the cause of an undefined exception , refer to section 5.6, Examples and Solutions of CPU Exception.



### (5) vsys\_dwn or ivsys\_dwn Service Call

This error occurs when the application program issues a vsys\_dwn or ivsys\_dwn service call. The passed error information indicates the parameters for the issued vsys\_dwn or ivsys\_dwn service call.

The debugging code shown in section 5.2.1 (2), Adding Debugging Code, passes the following values as error information.

Item	Register for Storing Information	Description
Error type (type)	R4	1
Error code (ercd)	R5	Error code for the issued service call
System down information 1 (inf1)	R6	Address of the path to the source program file where the error occurred
System down information 2 (inf2)	R7	Line number of the source program where the error occurred

Table 5 7	List of Error Information	(vsvs dwn	or iveve	dwn Service Call)
Table 5.7	List of Error Information	(vsys_uwn	OF IVSYS_	_uwii Service Call)

Determine the error cause according to the error information, and correct the application program.

For the error code for the service call, refer to the HI7000/4 Series User's Manual.



# 5.3 HI2000/3

#### 5.3.1 Preparation for Debugging

#### (1) Enabling Parameter Check Function

During debugging, the function for checking service call parameters should be enabled. For details on the function, refer to section 1.3, Service Call Parameter Check.

#### (2) Adding Debugging Code

Add a code for calling the system down routine to the application program so that the system down routine is called if a service call returns a fatal error code, such as a parameter error, and the processing cannot be continued. As this debugging code is unnecessary in the final version of the system, it is efficient to generate the code only when necessary through a macro and compiler's preprocessor directives.

The following shows the interface for calling the system down routine and a coding example.

```
void HIPRG_ABNOML(void);
```

Figure 5.8 Example of System Down Routine Calling Interface (HI2000/3)

extern void HIPRG_ABNOML(void);	
#define _DEBUG	
#ifdef _DEBUG #define CHK_SYSDWN(cd) if(cd) HIPRG_ABNOML() #else !#define CHK_SYSDWN(cd) #endif	Å
ER ercd;	
(Processing omitted)	
ercd = set_flg((ID)flgid, (UINT)setptn); ;CHK_SYSDWN(ercd != E_OK);	/* Set the event flag */
(Processing omitted)	debugging code only when the _DEBUG symbol is valid.

Figure 5.9 Debugging Code Example (HI2000/3)





# (3) Setting a Breakpoint

Set a breakpoint at the line shown in each example below through an emulator or an ICE and execute the application program.



Figure 5.10 Example of Setting a Breakpoint (HI2000/3)



### 5.3.2 System Going Down

When the system goes down, the program execution stops at the breakpoint set as described in section 5.3.1 (3), Setting a Breakpoint. In the HI2000/3, the error information obtained when the system went down is passed through the stack.

The error information parameters are stored in the following format.



Figure 5.11 System Down Information Parameter Format (HI2000/3)



#### 5.3.3 Types of System Down Causes

The HI2000/3 system goes down due to the following types of causes.

#### Table 5.8 Types of System Down Causes (HI2000/3)

	Er	ror Type	
No.	Vector Number (SP + 0)	Error Code (SP + 2, SP + 3)	Description
1	0	H'0 to H'0FFF	Setup information error
2		H'F9ED	Unsupported timer
3		H'FFEB	Context error (ext_tsk service call)
4		H'FFBB	Context error (ret_int service call)
5	0 or larger	_	Undefined interrupt
6	* <sup>1</sup>	* <sup>1</sup>	Call from the application program

Note: \*1 The error type value depends on the value specified by the application program. For details, refer to section 5.3.3 (6), Call from the Application Program.

The error information for each error cause is described below.

#### (1) Setup Information Error

This error is found in the setup table. The following values are passed as the error information.

Table 5.9	List of Error Information	(Setup Information Error)
-----------	---------------------------	---------------------------

Item	Stack for Storing Information	Description
Vector number (vecno)	SP + 0	0
Task ID (tskid)	SP + 1	0
Error code (ercd)	SP + 2 SP + 3	Setup information error code (H'0 to H'0FFF)

The error code (ercd) indicates the code (H'0000 to H'0FFF) for the invalid setting in the setup table. Check the setup table setting corresponding to the error code. For details on the error code, refer to the HI2000/3 User's Manual.

#### (2) Unsupported Timer

This error occurs when an attempt is made to use the timeout function while the timeout function is disabled in the setup table. The following values are passed as the error information.

Item	Stack for Storing Information	Description
Vector number (vecno)	SP + 0	0
Task ID (tskid)	SP + 1	0
Error code (ercd)	SP + 2 SP + 3	H'F9ED

 Table 5.10
 List of Error Information (Unsupported Timer)

Specify "USE" for the timeout function in the setup table or correct the application program so that the timeout function is not specified for service calls.

#### (3) Context Error (ext\_tsk Service Call)

This error occurs when a non-task context issues an ext\_tsk service call. The following values are passed as the error information.

#### Table 5.11 List of Error Information (Context Error)

Item	Stack for Storing Information	Description
Vector number (vecno)	SP + 0	0
Task ID (tskid)	SP + 1	0
Error code (ercd)	SP + 2 SP + 3	H'FFEB

Check the application program line where ext\_tsk is used, and correct the program so that the ext\_tsk service call is always issued from a task context.



# (4) Context Error (ret\_int Service Call)

This error occurs when a ret\_int service call is issued in task execution state or CPU-locked state. The following values are passed as the error information.

Item	Stack for Storing Information	Description
Vector number (vecno)	SP + 0	0
Task ID (tskid)	SP + 1	0
Error code (ercd)	SP + 2 SP + 3	H'FFBB

#### Table 5.12 List of Error Information (Context Error)

Check the application program line where ret\_int is used, and correct the program so that the ret\_int service call is always issued from an interrupt handler.

#### (5) Undefined Interrupt

This error occurs when an undefined interrupt is generated. The following values are passed as the error information.

#### Table 5.13 List of Error Information (Undefined Interrupt)

	Stack for Stol		
Item	Interrupt Mode 0 or 1	Interrupt Mode 2 or 3	Description
Vector number (vecno)	SP + 0	SP + 0	Vector number
Task ID (tskid)	SP + 1	SP + 1	Task ID or 0
EXR	_	SP + 2	EXR information when the interrupt occurred
CCR	SP + 2	SP + 4	CCR information when the interrupt occurred
PC	(SP + 3)* <sup>1</sup> SP + 4 SP + 5	(SP + 5)* <sup>1</sup> SP + 6 SP + 7	PC information when the interrupt occurred

Note: \*1 This value is only valid in advanced mode; it has no means in normal mode (only the lower 16 bits of the PC are valid).

The vector number (vecno) indicates the vector number for the generated interrupt. Determine the generated interrupt according to the vector number. For details on the vector number, refer to the hardware manual of the target microcomputer.

If the generated interrupt is necessary, create and register an interrupt handler for it. If it is not an intended interrupt, determine the cause, and correct the program so that the interrupt will not occur.

An unintended interrupt may occur due to the following reasons.

- A register is set up incorrectly in the interrupt source (an external device or an on-chip peripheral module in the microcomputer).
- The IRQ or IRL mode is set up incorrectly in the interrupt controller.
- The interrupt priority is set up incorrectly in the interrupt controller and an incorrect-level interrupt is detected.
- A noise is misinterpreted as an interrupt request signal.
- A failure or incorrect setting in the hardware circuit.

The EXR and CCR information indicates the interrupt mask level when the interrupt occurred.

If an undefined interrupt occurred in a task context, the task ID (tskid) indicates the ID of the task being executed when the interrupt occurred.

For how to determine the program module corresponding to the PC information, refer to section 5.5, Determining System Down Location.



#### (6) Call from the Application Program

When the system down routine (\_HIPRG\_ABNOML) provided as a sample is called from an application program written in the C language, the return address is stored in the stack and error information cannot be passed through the stack.

When calling the sample system down routine from the application program, the user must analyze the cause of the error.

To pass error information through the stack in the same way as when other system down causes are generated, modify the system down routine and change the symbol name called from the application program (any name can be selected by the user; \_HIPRG\_ABNOML\_CSUB in the following example) as shown below.



Figure 5.12 Example of System Down Routine Modification (HI2000/3)

The following shows an example of debugging code for the system down routine modified as shown above.



Figure 5.13 Example of System Down Routine Calling Interface (HI2000/3)

RENESAS



Figure 5.14 Debugging Code Example (HI2000/3)

When the system down routine is called from the application program after the above debugging code is added, the following values are passed as the error information.

Table 5.14	List of Error	Information	(Call from	the App	lication <b>P</b>	(rogram)
			(	· · · · · ·		

Item	Stack or Register for Storing Information	Description
Vector number (vecno)	SP + 0	H'FF (255)
Task ID (tskid)	SP + 1	H'FF (255)
Error code (ercd)	SP + 2 SP + 3	Error code for the issued service call
System down information 1	ER0	Address of the path to the source program file where the error occurred
System down information 2	ER1	Line number of the source program where the error occurred

When the system goes down due to a call from the application program, determine the error cause according to the error information, and correct the application program.

For the error code for the service call, refer to the HI2000/3 User's Manual.



# 5.4 HI1000/4

# 5.4.1 Preparation for Debugging

#### (1) Enabling Parameter Check Function

During debugging, the function for checking service call parameters should be enabled. For details on the function, refer to section 1.3, Service Call Parameter Check.

# (2) Adding Debugging Code

Add a code for calling the system down routine to the application program so that the system down routine is called if a service call returns a fatal error code, such as a parameter error, and the processing cannot be continued. As this debugging code is unnecessary in the final version of the system, it is efficient to generate the code only when necessary through a macro and compiler's preprocessor directives.

The following shows the interface for calling the system down routine and a coding example.



Figure 5.15 Example of System Down Routine Calling Interface (HI1000/4)





Figure 5.16 Debugging Code Example (HI1000/4)

#### (3) Setting a Breakpoint

Set a breakpoint at the line shown in each example below through an emulator or an ICE and execute the application program.

***********	***************************************
;* NAME = vsys_dwn	***
:* FILE = vsvs dwn.sro	c :*:
* FUNC = System dowr	n routine
;* NOTE -	······································
, NOTE =	, , 
,* INFU = HOHE .	, <sup>*</sup> ,
;* OUTP = none :	***
·*************************************	***************************************
;	
.section	P_hisysdwn, code, align = 2
;	
.export	_vsys_dwn
export	ivsvs dwn
vsvs. dwn.	
ivsvs. dwn.	
bla _vsys_uv	Set a breakpoint at this line.
rts	
;	
.end; of vsys_dw	vn.src

Figure 5.17 Example of Setting a Breakpoint (HI1000/4)



### 5.4.2 System Going Down

When the system goes down, the program execution stops at the breakpoint set as described in section 5.4.1 (3), Setting a Breakpoint. In the HI1000/4, the error information obtained when the system went down is passed through registers.

The error information parameters are stored in the following format.





#### 5.4.3 Types of System Down Causes

The HI1000/4 system goes down due to the following types of causes.

Table 5.15Types of System Down Causes (HI1000/4)

No.	Error Type (R0)	Description
1	H'FFFB (-5)	Initially defined object error
2	H'FFFD (-3)	Context error 1
3	H'FFFE (-2)	Context error 2
4	H'FFFF (-1)	Undefined interrupt or exception
5	1 or larger (selectable by the user)	vsys_dwn or ivsys_dwn service call

The error information for each error type is described below.

#### (1) Initially Defined Object Error

This error is found in the information defined by the configurator. The following values are passed as the error information.

	Register for Storing	
Item	Information	Description
Error type (type)	R0	H'FFFB
System down information 1 (inf1)	E0	Error number (H'0000 to H'0FFF)
System down information 2 (inf2)	R1L	0
System down information 3 (inf3)	R1H	0
System down information 4 (inf4)	E1	0
System down information 5 (inf5)	ER2	0

#### Table 5.16 List of Error Information (Initially Defined Object Error)

System down information 1 (inf1) indicates the error number (H'0000 to H'0FFF) corresponding to the invalid setting in the setup information. Check the setting in the setup information corresponding to the error number using the configurator. For details on the error number, refer to the HI1000/4 User's Manual.

#### (2) Context Error 1

This error occurs when the kernel finds a context error in a service call (ext\_tsk). The following values are passed as the error information.

#### Table 5.17 List of Error Information (Context Error 1)

Item	Register for Storing Information	Description
Error type (type)	R0	H'FFFD
System down information 1 (inf1)	E0	H'FFE7
System down information 2 (inf2)	R1L	CCR information when the error occurred
System down information 3 (inf3)	R1H	EXR information when the error occurred
System down information 4 (inf4)	E1	0
System down information 5 (inf5)	ER2	PC information when the error occurred



Check the application program line corresponding to the address where the error occurred, and correct the program so that the ext\_tsk service call is always issued from a task context.

For how to determine the program module corresponding to the PC value passed through system down information 5 (inf5), refer to section 5.5, Determining System Down Location.

#### (3) Context Error 2

This error occurs when the kernel finds a context error in a ret\_int routine call. The following values are passed as the error information.

Item	Register for Storing Information	Description
Error type (type)	R0	H'FFFE
System down information 1 (inf1)	E0	0
System down information 2 (inf2)	R1L	Task ID
System down information 3 (inf3)	R1H	0
System down information 4 (inf4)	E1	0
System down information 5 (inf5)	ER2	0

#### Table 5.18 List of Error Information (Context Error 2)

Check the application program line where the ret\_int routine is used, and correct the program so that the ret\_int routine is always called from an interrupt handler or an exception handler.

#### (4) Undefined Interrupt or Exception

This error occurs when an undefined interrupt or exception is generated. The following values are passed as the error information.



Item	Register for Storing Information	Description
Error type (type)	R0	H'FFFF
System down information 1 (inf1)	E0	Interrupt vector number
System down information 2 (inf2)	R1L	CCR information when the interrupt occurred
System down information 3 (inf3)	R1H	EXR information when the interrupt occurred
System down information 4 (inf4)	E1	Task ID or 0
System down information 5 (inf5)	ER2	PC information when the interrupt occurred

# Table 5.19 List of Error Information (Undefined Interrupt or Exception)

System down information 1 (inf1) indicates the vector number for the generated interrupt or exception. Determine the generated interrupt or exception according to the vector number. For details on the vector number, refer to the hardware manual of the target microcomputer.

(a) When an Undefined Interrupt Occurred

If the generated interrupt is necessary, create and register an interrupt handler for it. If it is not an intended interrupt, determine the cause, and correct the program so that the interrupt will not occur.

An unintended interrupt may occur due to the following reasons.

- A register is set up incorrectly in the interrupt source (an external device or an on-chip peripheral module in the microcomputer).
- The IRQ or IRL mode is set up incorrectly in the interrupt controller.
- The interrupt priority is set up incorrectly in the interrupt controller and an incorrect-level interrupt is detected.
- A noise is misinterpreted as an interrupt request signal.
- A failure or incorrect setting in the hardware circuit.
- (b) When an Undefined General Exception Occurred

If the generated exception is necessary, create and register a CPU exception handler or a trap exception handler for it. If it is not an intended exception, determine the error location according to the PC value passed as system down information 5 (inf5), and analyze the cause.

The interrupt mask level can be determined according to system down information 2 (inf2) and system down information 3 (inf3).

If an undefined exception occurred in a task context, system down information 4 (inf4) indicates the ID of the task being executed when the exception occurred.

For how to determine the program module corresponding to the PC information passed as system down information 5 (inf5), refer to section 5.5, Determining System Down Location.

For how to check the cause of an undefined exception, refer to section 5.6, Examples and Solutions of CPU Exception.

# (5) vsys\_dwn or ivsys\_dwn Service Call

This error occurs when the application program issues a vsys\_dwn or ivsys\_dwn service call. The passed error information indicates the parameters for the issued service call.

The debugging code shown in section 5.4.1 (2), Adding Debugging Code, passes the following values as the error information.

Item	Register for Storing Information	Description
Error type (type)	R0	H'1
System down information 1 (inf1)	E0	Error code for the issued service call
System down information 2 (inf2)	R1L	0
System down information 3 (inf3)	R1H	0
System down information 4 (inf4)	E1	Line number of the source program where the error occurred
System down information 5 (inf5)	ER2	Address of the path to the source program file where the error occurred

#### Table 5.20 List of Error Information (vsys\_dwn, ivsys\_dwn Service Call)

Determine the error cause according to the error information, and correct the application program.

RENESAS

For the error code for the service call, refer to the HI1000/4 User's Manual.
## 5.5 Determining System Down Location

The PC information is passed as system down information. To determine the system down location in a program according to the PC information, use the source-level debugging function of an emulator or an ICE, or check the map file output from the linker to determine the approximate location.

### 5.5.1 Determining the Location of a Program Module through Mapview

This section describes how to determine the location of a program module according to the PC information using the Mapview, an accessory tool of the C compiler. In the following example, HI7700/4, SuperH<sup>™</sup> RISC engine series C/C++ compiler package Ver. 8.0.01, and the SH7641 whole linkage project (7641\_mix) as a subproject in the HEW workspace are used.

When the Mapview is used, a map file including symbol information must be output through the linkage editor. Specify output of a map file including the symbol information through the optimizing linkage editor option setting window of the HEW.



SuperH RISC engine Standard To	polchain ?X
Configuration :	C/C++ Assembly Link/Library Standard Library CPU ••
obi_big	Category : List
All Loaded Projects	Contents :
E c source rile	Enable all
	Show section
	options Link/Library : -entry=_hi_copuasm -define=kernel_pon_sp=0AC100000 ▲ -define=kernel_man_sp=0AC100000 -poprelink -sdebug
	-nomessage
	OK Cancel

Figure 5.19 List Output Setting for Optimizing Linkage Editor



#### (1) Initiating the Mapview

Select [Program (P)] -> [Renesas High-performance Embedded Workshop] -> [Mapview] from the Start menu to initiate the Mapview.

Mapview File Mew Help 2番 約 約」 ? №	
For Help, press F1	NUM

Figure 5.20 Initiated Mapview Window



Select [File] -> [Open...] from the header menu in the initiated window and open the map file output from the linkage editor.

Mapview Io Mew Help		
Open	Ctrl+O	
1 C:\HI7700-4\\764		
Egit		
en an existing docun	ient	NUM

Figure 5.21 Window for Reading a File



### (2) Searching for an Address

Clicking a section name displays a list of symbols used in the clicked section in the symbol information view. Check the displayed addresses and sizes and search for the symbol where the PC value is included and determine the system down location in the program.

Charles and Contract and America	1					
MapMew- 7641_mocmap	daw Hale					
Server For New With	dow Fleib					- 0 4
🖼 (A) 🔍 🎖 📲						
E- CyH7700-4kernel	Symbol	Address	Size	Attribute	Counts	Optimize 🔺
P_hiexpent	MainTask	8000cb50	88	func.g	*	
- D C hibase	tesk7	8000cbd8	50	func.g	*	
P_hireset	kemel_intfc_acre_alm_p_tr	800Dcc28	0	none.g	*	
D C hivet	_kemel_inffc_acre_cyc_p_tr	800Dcc38	0	none.g	*	
D C hitrp	kemel_intfc_acre_dtg_p_tr	8000cc48	0	none.g	*	
P hikal	kernel_intfc_acre_flg_p_tr	8000cc58	0	none.g	*	
- D C hidel	kemel_intic_acre_mbf_p_tr	8000cc68	0	none.g	*	
D C hisysmt	kemel_intfc_acre_mbx_p_tr	8000cc78	0	none.g	*	
- D C hida	kernel_intic_acre_mpf_p_tr	8000cc88	0	none ,g	*	
P hisyschup	kernel_intic_acre_mpl_p_tr	8000cc98	0	none,g	*	
D P hintdwn	kernel_intic_acre_mtx_p_tr	8000cca8	0	none.g	*	
D bitmates	kernel_intic_acre_sem_p_tr	8000ccb8	0	none.g	*	
C hitmade	kernel_intfc_acre_tsk_p_tr	800DcccB	0	none.g		
	kemel_intfc_act_tsk_p_tr	8000ccd8	0	none.g	•	
	kemel_intfc_cal_svc_p	8000cce4	0	none.g		
B_freetk.	kernel_intfc_cal_svc_tr	8000cce4	0	none.g	*	
	kernel intic cal svc	800Dcce4	0	none.a	*	
*** Delete Symbols **						
-						
SYMBOL	SIZE	INFO				
*** Variable Accessif	le with Abs8 ***					- 1
SYMBOL	SIZE	COUNTS	OPTINIZE			
•						<u>+</u>
For Help, press F1						NUM

Figure 5.22 Window for Listing Symbols



## 5.6 Examples and Solutions of CPU Exception

This section describes examples of how the system goes down due to a CPU exception and how the problem should be solved. The following shows the main causes of CPU exceptions. Note that it is assumed in this section that neither the memory management unit (MMU) nor the user break controller (UBC) is used and there is no trap instruction.



#### Exception Cause **Exception Location Probable Cause** General illegal User program Direct Incorrect CPU option setting through the instruction. slot cause compiler (5.6.2) illegal instruction Damaged program area (5.6.3) • • Failure in hardware (5.6.1) Indirect Stack overflow (5.6.2) • cause Kernel Direct Damaged program area (5.6.3) • cause Failure in hardware (5.6.1) • Indirect ٠ Damaged kernel management area (5.6.3) cause Stack overflow (5.6.2) • Other location. Indirect ٠ Incorrect function call using a pointer outside the program cause variable (5.6.3) area Stack overflow (5.6.2) CPU address User program Direct Access violation at a data boundary (5.6.3) • error. cause Access violation in the physical address DMAC or DTC space (5.6.3) address error Incorrect DMAC or DTC register setting Failure in hardware (5.6.1) Indirect Incorrect section information setting cause through the linkage editor (5.6.2) Stack overflow (5.6.2) • Kernel Direct Failure in hardware (5.6.1) • cause Indirect Damaged kernel management area (5.6.3) • cause Incorrect section information setting through the linkage editor (5.6.2) Stack overflow (5.6.2) Other location, outside Indirect • Incorrect function call using a pointer the program area cause variable (5.6.3) Stack overflow (5.6.2) •

#### Table 5.21 Main Error Causes

Direct cause: Directly causes the system to go down.

Indirect cause: Causes malfunction of the program, which results in system going down.

Note: The number in parenthesis shows the reference section in this application note.

### 5.6.1 Failure in Hardware

### (1) Failure in Memory Initialization

When using external memory devices (such as SDRAM or SRAM), check that the bus state controller (BSC) is correctly set up and all areas in the memory to be used can be correctly accessed (read and written to). When using emulation memory, check that the emulator is correctly set up.

Hardware must be initialized before the kernel initialization processing is called. For details, refer to section 2.2, Overview of CPU Initialization Routine.

#### 5.6.2 Incorrect Configuration

#### (1) Incorrect CPU Option Setting through the Compiler

Check that the CPU options (CPU type or endian) set through the compiler matches the target hardware specifications. In particular, check whether the target hardware uses big endian or little endian in the SH-2, SH-3, SH-3DSP, and SH-4 series microcomputers. The following shows the window for specifying the CPU options in the compiler.



obi_big   Image: December 2 and 2 and 3	SuperH RISC engine Standard To	olchain ? ×
	Configuration : obi_big → → All Loaded Projects → → → C source file → → → C ++ source file → → → Assembly source file → → → Linkage symbol file ↓ → →	Assembly Link/Library Standard Library Ci O Debut V

Figure 5.23 Window for Specifying CPU Options

### (2) Incorrect Section Information Setting through the Linkage Editor

Check that the work spaces (such as B\_hixxxx, B, and R sections) used by the HI series OS and the application program are allocated in the available RAM area and they do not exceed the RAM capacity.

To check that the sections do not exceed the available RAM area, use the map file output from the linkage editor. For output of a map file, refer to the user's manual of the compiler used.



The following shows an example of a map file output from the SuperH<sup>TM</sup> RISC engine series C/C++ compiler package Ver. 8.0.01.

	Optimizing Linkage Editor	(Ver. 8.0.02	.000) 03-S	ep-2004	10:35:31	
	(Processing omitted)					
	*** Mapping List ***					
	SECTION	START	END	SIZE	ALIGN	
	P_hiexpent	80000100	800007df	600	4	
	C_hibase	8000100	80001262	264	4	
	P_hireset	80001000	80001503	104	4	
	C_hivct	80001504	80001022	400	4	
	C_hitrp	80001034	80002122	400 800	4	
	P_hiknl	80002124	80002133	000	4	
	C_hidef	80002738	8000c7a7	4074 48	4	
	C_hisysmt	8000c7a0	800000761	40	4	
	C_hicfg	80000010	8000c9c3	60	4	
	P_hisysdwn	800000304	8000ca21	20	4	
	P_hiintdwn	8000ca50	8000ca41	64	4	
	P_hitmrdrv	8000cab4	8000cb4b	04	4	
	C_hitmrdrv	8000cab4	8000cb4b	90	4	
	Р	8000cb40	8000d6of	2 680	4	
	B_hiwrk	80000000	Re000ddb	0ddo	<del>Ч</del>	
	B_himpl	8c009ddc	8c021ddb	18000	4	
	B_hidystk	80021ddo	8c025ddb	4000	4	
	B_histstk	80025ddo	8c026ddb	4000	4	Check that the work spaces of the OS and
	B_hiirqstk	80026ddo	8c027fdb	1200	4	application program do not exceed the available
	B_hitrcbuf	80027fdo	8c027fdb	10000	4	RAM area.
1	P_hicpuasm	<u>200027100</u>	2000002f	30	4	
	P_hicpuini	20000020	20000021	28	7	
		a0000030	a0000037	20	4	

Figure 5.24 Mapping List in a Map File



#### (3) Stack Overflow

Check that there is enough stack size for each task, interrupt handler, initialization routine, and time event handler.

For calculation of each stack size, refer to section 3.3, Stack Size Calculation.

For the stack, the specified area is used from the highest address in descending order. If the stack runs out of space, the contents of the lower addresses (nearer to address 0) will be damaged. The following shows an example of an exception caused by a stack overflow.



Figure 5.25 Example of Task Operation and Stack Allocation

- (1) When task A is executed, the stack for task A is used.
- (2) When tasks are switched and task B is executed, the stack for task B is used.
- (3) If the stack for task B runs out of space, the stack area for task A, which is allocated to lower addresses, is damaged.
- (4) When tasks are switched and task A is resumed, task A uses the contents of the stack. In this case, the stack contents have been overwritten and a malfunction occurs in the program.

RENESAS

(5) The malfunction in the program causes a CPU exception or a hang-up.

The area to be damaged depends on the section allocated to lower addresses than the stack; for example, another program area or a memory pool area may be damaged. Depending on the damaged area, the type of malfunction differs.

### 5.6.3 Error in Program Description

### (1) Damaged Kernel Management Area

Check if the kernel management area is damaged due to an error in program description. When either of the following functions is used, special care must be taken so that the kernel management area is not damaged.

- Mailbox
- Variable-length memory pool

The following shows a bad coding example using a mailbox.



### Figure 5.26 Bad Coding Example for Sending a Message

If the priority of the task sending a message is higher than that of the task receiving the message, the area for local variable "message" becomes invalid when execution returns from the

Task\_sub\_sndmsg function. When the kernel accesses the management area in the message after that, a malfunction occurs in the program and the system goes down.

Write a program so that the contents of the message data area for a mailbox is retained until it is received; for example, allocate the message data area in the memory pool area.

#### (2) Damaged Program Area

When the program area (including the user program and OS) is allocated in the RAM, it may be overwritten due to an error in user program description or a failure in hardware, and the system may go down.

The following shows an example for determining the cause of the damage in the program area.

- (1) Verify the program area contents in the RAM with the loaded executable file to determine whether the program area has been overwritten.
- (2) Specify a hardware break so that a break occurs when a write access is made to the overwritten location.
- (3) Load the program and reexecute it.
- (4) If program execution stops due to a hardware break, it is confirmed that the program area has been overwritten by the program execution. Check the program code where execution stops.
- (5) If program execution does not stop due to a hardware break but the same location is damaged, there may be a failure in hardware.

### (3) Access Violation at a Data Boundary

When memory is manipulated through pointer variables in the SH-2, SH-3, SH-3DSP, or SH-4 series microcomputer, check if the program contains either of the following descriptions.

- Word data read or write at an address other than a word boundary (address 2n+1)
- Longword data read or write at an address other than a longword boundary (address 4n+1, 4n+2, or 4n+3)

When either of the above program code is executed, the system may go down (a CPU address error). The following shows a bad coding example.





### Figure 5.27 Bad Coding Example Causing System-Down

If the buf area is allocated to address 4n through the linkage editor, the program is correctly executed. If it is allocated to an odd-valued address or address 2n, the system goes down at location 3) in the above example.

To solve this problem, modify statement 1) in the example to "UW buf[4]", then the buf area is always allocated at a longword boundary and the system-down problem can be avoided.

### (4) Access Violation in the Physical Address Space

When memory is manipulated through pointer variables, check if the program contains the following description.

• Access to an unintended area due to an attempt to use an uninitialized global or local variable

When the above program code is executed, the system goes down (a CPU address error).

When the uninitialized data area (B section) for global or static variables should be cleared to 0, the section must be initialized by the CPU initialization routine. For the CPU initialization routine, refer to section 2.2, Overview of CPU Initialization Routine.

Use the information message output from the compiler to check whether uninitialized local variables are used. Note that, in some cases, this cannot be checked through the information message depending on the coding method. In this case, the user must check it through other means.

The following shows the window for specifying information message output when the HEW is used.

## RENESAS

Configuration : obi_big	C/C++ Assembly Link/Library Standard Library CPU
	Show entries for : Messages isplay information level messages (1) 0005 Precision lost
	(I) 0006 Conversion in argument (I) 0008 Conversion in return (I) 0010 Elimination of needless expression (I) 0011 Used before set symbol: "variable name" (I) 0012 Unused variable "variable name"
	Options C/C++ :
	-cpu=sh3dsp -include="\$(WORKSPDIR)\hihead","\$(WORKSPDIR)\his ys","\$(WORKSPDIR)\hiuser\sh7641" OK Cancel

Figure 5.28 Window for Specifying Output of Compiler Information Messages

#### (5) Incorrect Function Call Using a Pointer Variable

When a pointer variable value becomes illegal during a function call through the pointer variable, the program execution address in the called function becomes illegal and the system may go down or may be reset. When a function should be called through a pointer variable, be sure to confirm that the source code is correct.

If the system-down cause is outside the program area and the caller of the target function cannot be determined, use the trace function of an ICE or an emulator to check the program execution flow.

The following shows an example of a function call through an illegal pointer variable.





Figure 5.29 Example of a Function Call through an Illegal Pointer Variable

- (1) Define an interrupt handler during initial definition.
- (2) Enable hardware interrupts through the initialization routine.
- (3) If no interrupt is generated, the pointer variable (p\_callback) is set to the call-back address value in the task context.
- (4) If an interrupt is generated before the pointer variable is set to the call-back routine address, a call is made to an illegal address, that is, the execution address is illegal and the system goes down.

In the above case, take appropriate measures so that the call-back routine is not called until the call-back routine address is determined or no interrupt is generated before the pointer variable (p\_callback) is set up.



## 5.7 FAQs about Debugging

This section answers questions about debugging which are frequently asked by users of the HI series OS.

FAQ Contents:

5.7.1	Saving a Program in ROM	
5.7.2	System-Down When Memory Pool is Used	



## 5.7.1 Saving a Program in ROM

Classification: Debugging						
Question     HI7000/4     HI7700/4     HI7750/4     HI2000/3     HI1000/4						
My program correctly runs on an	ICE but cann	ot run correct	ly after it is s	tored in ROM	[.	
What causes this problem?						
Answer						
The sections must be initialized w	hen program	execution is	started.			
The initialized data area (D section) in a program written in the C language must be copied from ROM to RAM when program execution is started. Therefore, the initialized data area must be allocated to both ROM and RAM. This allocation can be done by using the ROM support function of the linkage editor. For the ROM support function, refer to the user's manual of the cross compiler used.						
The sections must be initialized by the CPU initialization routine.						
The following shows how to initialize the sections, using the CPU initialization routine provided together with each HI series OS as an example.						







Answer /\* FILE = 7604\_initsct.c ; \*/ #include <machine.h> #include "itron.h" extern int \*B\_BGN, \*B\_END, \*D\_BGN, \*D\_END, \*D\_ROM; extern void \_INITSCT(void); #pragma section \_hicpuini /\* NAME = INITSCT ; \*/ /\* FUNCTION = Section Initialize routine ; \*/ void \_INITSCT(void) { register int \*p, \*q; for(p=B\_BGN; p<B\_END; p++) /\* 0 clear B-section \*/ \*p = 0; for(p=D\_BGN,q=D\_ROM; p<D\_END; p++, q++) /\* Copy D-section -> R-section \*/ \*p = \*q; }

Figure 5.31 Example of Section Initialization Processing (HI7000/4 Series)







#### Answer

mov.l	#_KERNEL_HI_OS_SP:32,sp	;: SP <- OS stack
mov.l	#VBR_ADR,er0	;-
ldc.l	er0,vbr	;: set VBR address
mov.l	#h'fffff00,er0	;: initial SBR
ldc.l	er0,sbr	;: initial SBR
mov.w	#h'00ff,@ABWCR:32	;: set ABWCR
mov.w	#h'0000,@ASTCR:32	;: set ASTCR
mov.w	#h'0000,@WTCRA:32	;: set WTCRA
mov.w	#h'0000,@WTCRB:32	;: set WTCRB
mov.b	#INTM1,r0L	;: set interrupt mode 2
mov.b	r0L,@INTCR:32	;: set INTCR
mov.w	@MSTPCRA:32,r0	;: get MSTPCRA
and.w	#MSTPA0:16,r0	;: set TPU bit off
mov.w	r0,@MSTPCRA:32	;: set MSTPCRA
jmp	@_h_cpuini_c 🔬	Add a call to the CPU
		initialization routine written in C

### Figure 5.34 Example of CPU Initialization Routine (HI1000/4)



## 5.7.2 System-Down When Memory Pool is Used

Classification: Debugging						
Question	HI7000/4	HI7700/4	HI7750/4	HI2000/3	HI1000/4	
When a memory block is acquired and released in a variable-length memory pool, the system goes down. What causes this problem?						
Answer						
The user program seems to use m memory pool.	emory beyon	d the memory	block acquir	ed from a var	iable-length	
In a variable-length memory pool management area is allocated in t variable-length memory blocks in	, when a men he memory po a memory po	nory block is a pol. The follo pol.	acquired, a 16 wing shows th	i-byte kernel he configurat	ion of the	
Start addres memory blo	ss ofK	ernel management a Memory block /	Area A	s		
Start addres memory blo	ss ofK	ernel management a Memory block l	B	S		
	*	~~~	$\approx$			
	L	Memory pool are	ea			
Figure 5.36 Cor	figuration of	f Variable-Le	ength Memor	ry Blocks	]	



### Answer

If the kernel management area is accidentally overwritten with the user program, the system goes down or hangs up when the kernel accesses the kernel management area to release a memory block.

Use an ICE or an emulator in the following procedure to check whether the user program uses memory beyond the acquired memory block.

- (1) Specify the required size + 4 as the memory block size when acquiring a memory block.
- (2) Set a hardware break at the end address of the acquired memory block (start address + required size + 1) so that a break occurs when this address is read or written to.
- (3) Execute the program.

If program execution stops due to the specified hardware break, the user program has attempted to use memory beyond the available memory block range.



## **HI Series OS Application Note**

Publication Date:	Rev.1.00, Dec 19, 2003
	Rev.3.00, Jan 12, 2005
Published by:	Sales Strategic Planning Div.
	Renesas Technology Corp.
Edited by:	Technical Documentation & Information Department
	Renesas Kodaira Semiconductor Co., Ltd.

 $\odot$  2005. Renesas Technology Corp., All rights reserved. Printed in Japan.

#### Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan



#### **RENESAS SALES OFFICES**

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Miliboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44 - (1628) 555-100, Fax: <44 - (1628) 585-900

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruiling Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <85- (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <655 <6213-0200, Fax: <655 <6278-8001

# HI SeriesOS Application Note



Renesas Electronics Corporation 1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan

REJ05B0364-0300