Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



H8S/2200 Series

Using Interrupt Controller in Mode 0/2

Introduction

This application note demonstrates how to set interrupt control mode, interrupt priorities, and the interrupt-latching condition.

Target Device

H8S/2215

Contents

1.	Overview	. 2
2.	Configuration	. 2
3.	Sample Programs	. 3
4.	Reference Documents	14



1. Overview

This sample task demonstrates how to set interrupt control mode, interrupt priorities, and the interrupt-latching condition.

2. Configuration




Figure 1 Interrupt Processing

Table 1Pin Configuration

Signal Name	Description
NMI	Nonmaskable external interrupt pin
	The rising or falling edge can be selected.
IRQ0 to IRQ5 and	Seven maskable external interrupt pins
IRQ7	The rising edge, falling edge, both edges or low-level sense can be selected independently.

RENESAS

3. Sample Programs

3.1 Functions

The sample programs provide subroutines for setting registers often used in interrupt processing.

- 1. Sets interrupt control mode 0 or 2 and globally enables/disables interrupts.
- 2. Sets interrupt priority for interrupt control mode 2.
- 3. Sets the IRQ interrupt-latching condition and enables/disables IRQ interrupts.
- 4. Sets the NMI interrupt-latching condition.

3.2 **Program Incorporation**

- 1. Incorporate sample program 4-A: #define definitions.
- 2. Incorporate sample program 4-B: common variable definitions.
- 3. Incorporate sample program 4-C: prototype declarations.
- 4. Incorporate sample program 4-D: common subroutines.

3.3 Modifications to Sample Programs

Without modifications to the sample program, the system may not run. Modifications must be made according to your program and system environment.

1. The sample programs can be used without further changes if you use the I/O register structure definition file, which is available free of charge from the following Renesas web site:

http://www.renesas.com

When you create structure definitions by yourself, modify the I/O register structures used in the sample program as appropriate.

3.4 Using the Sample Programs

Subroutines for setting registers often used in interrupt processing are provided in the sample programs. Below are the descriptions of the subroutines.

- 1. Sets interrupt control mode 0 or 2.
- Subroutine name: void com_int_mode_control (int mode , int control)

Argument	Setting
mode	Specifies interrupt control mode.
	INT_MODE_0 (0): Interrupt control mode 0
	INT_MODE_2 (2): Interrupt control mode 2
	Note: Interrupt control mode 1 does not exist.
control	Globally enables/disables interrupts.
	In interrupt control mode 0:
	INT_DISABLE (0): Interrupts are globally disabled.
	 However, the NMI interrupt cannot be disabled even if INT_DISABLE is set.
	INT_ENABLE (1): Interrupts are globally enabled.
	In interrupt control mode 2:
	INT_MASK_LEVEL_0 to INT_MASK_LEVEL_7 (0 to 7): Mask level
	 When INT_MASK_LEVEL_7 is set, all interrupts other than NMI are disabled.
Note: Before the	nis subroutine is executed, interrupt control mode 0 is selected and interrupts are globally

disabled, which are the microcomputer's initial settings.

RENESAS

2. Sets interrupt priority for interrupt control mode 2.

• Subroutine name: **void** com_int_set_priority (**void**)

Before this subroutine is called, priorities (levels 1 to 7) of individual interrupts should be set in the common variable table int_pri_tbl. '1' sets the lowest priority and '7' sets the highest. When 0 is set for the priority level, the corresponding interrupt is disabled.

This subroutine and settings in the table are only valid when interrupt control mode 2 has been set by the subroutine com_int_mode_control.

Int_pri_tbl	Name	Applicable Interrupts
[0]	INT_IRQ0	IRQ0
[1]	INT_IRQ1	IRQ1
[2]	INT_IRQ2_3	IRQ2 and IRQ3 (Priority when both interrupts coincide: IRQ2 > IRQ3)
[3]	INT_IRQ4_5	IRQ4 and IRQ5 (Priority when both interrupts coincide: IRQ4 > IRQ5)
[4]	INT_IRQ6_7	IRQ6 and IRQ7 (Priority when both interrupts coincide: IRQ6 > IRQ7)
[5]	INT_SWDTEND	DTC software-activation interrupt (SWDTEND)
[6]	INT_WOVI	WDT interval timer interrupt
[7]	INT_ADI	AD conversion end interrupt
[8]	INT_TPU0	TGI0A, TGI0B, TGI0C, TGI0D and TCI0V interrupts of the TPU0
		(Priority when multiple interrupts coincide: TGI0A > TGI0B > TGI0C > TGI0D > TCI0V)
[9]	INT_TPU1	TGI1A, TGI1B, TCI1V and TCI1U interrupts of the TPU1 (Priority
		when multiple interrupts coincide: TGI1A > TGI1B > TCI1V > TCI1U)
[10]	INT_TPU2	TGI2A, TGI2B, TCI2V and TCI2U interrupts of the TPU2 (Priority
		when multiple interrupts coincide: TGI2A > TGI2B > TCI2V > TCI2U)
[11]	INT_TMR0	CMIA0, CMIB0 and OVI0 interrupts of the 8-bit timer 0 (Priority when
		multiple interrupts coincide: CMIA0 > CMIB0 > OVI0)
[12]	INT_TMR1	CMIA1, CMIB1 and OVI1 interrupts of the 8-bit timer 1 (Priority when multiple interrupts coincide: CMIA1 > CMIB1 > OVI1)
[13]	INT_DMAC	DEND0A, DEND0B, DEND1A and DEND1B interrupts of the DMAC (Priority when multiple interrupts coincide: DEND0A > DEND0B >
		DEND1A > DEND1B)
[14]	INT_SCI0	ERI0, RXI0, TXI0 and TEI0 interrupts of the SCI0 (Priority when multiple interrupts coincide: ERI0 > RXI0 > TXI0 > TEI0)
[15]	INT_SCI1	ERI1, RXI1, TXI1 and TEI1 interrupts of the SCI1 (Priority when multiple interrupts coincide: ERI1 > RXI1 > TXI1 > TEI1)
[16]	INT_SCI2	ERI2, RXI2, TXI2 and TEI2 interrupts of the SCI2 (Priority when
		multiple interrupts coincide: ERI2 > RXI2 > TXI2 > TEI2)
[17]	INT_USB	EXIRQ0 and EXIRQ1 interrupts of the USB (Priority when both interrupts coincide: EXIRQ0 > EXIRQ1)

Note: Before this subroutine is executed, level 7 is set for all interrupts as the microcomputer's initial settings.



- 3. Sets the IRQ interrupt-latching condition and enables/disables IRQ interrupts.
- Subroutine name: void com_irq_control (int kind , int method , int control)

Argument	Setting
kind	Specifies an IRQ interrupt.
	INT_IRQ0 to INT_IRQ7 (0 to 7): IRQ0 to IRQ7
method	Specifies the interrupt-latching condition.
	INT_LOW_LEVEL (0): An interrupt is generated with low-level sense
	INT_LOW_EDGE_TRG (1): An interrupt is generated at the falling edge
	INT_HIGH_EDGE_TRG (2): An interrupt is generated at the rising edge
	INT_HIGH_LOW_EDGE_TRG (3): An interrupt is generated at both edges
control	Globally enables/disables interrupts.
	INT_DISABLE (0): Interrupts are disabled.
	The NMI interrupt cannot be disabled even if INT_DISABLE is set.
	INT_ENABLE (1): Interrupts are enabled.
Note: Before th	is subroutine is executed, all IRQ interrupts are disabled and low-level sense is selected as

Note: Before this subroutine is executed, all IRQ interrupts are disabled and low-level sense is selected as the mode of interrupt latch, which are the microcomputer's initial settings.

4. Sets the NMI interrupt-latching condition.

• Subroutine name: void com nmi control (int me	thod)
---	-------

Argument	Setting
method	Specifies the interrupt-latching condition.
	INT_LOW_EDGE_TRG (1): An interrupt is generated at the falling edge
	INT_HIGH_EDGE_TRG (2): An interrupt is generated at the rising edge
Noto: Defere th	is subrouting is even used, the riging edge is calested as the microsemputar's initial estimation

Note: Before this subroutine is executed, the rising edge is selected as the microcomputer's initial setting.

3.5 Description of Operation

3.5.1 Interrupt Control Mode 0

In interrupt control mode 0, interrupt requests other than NMI are masked by the I bit in CCR of the CPU. This setting is easily made by using the sample program routine com_int_mode_control.

The priority level for each interrupt is fixed. When multiple interrupts are generated at a time, the processing of lower priority interrupts is suspended until the higher priority interrupts have been processed. The priority of each interrupt is shown in table 3.

When an interrupt is generated, the microcomputer starts the interrupt processing from the address written in the vector address corresponding to the interrupt. During the interrupt processing, the I bit in CCR is set to 1 to disable all interrupts other than NMI. Therefore, in interrupt control mode 0, any interrupt other than NMI cannot be processed while an interrupt is processed.




Figure 2 Example of Interrupt Processing (IRQ0 Interrupt)

3.5.2 Interrupt Control Mode 2

In interrupt control mode 2, interrupt requests other than NMI can be masked with eight masking levels by comparing the IPR setting with the mask level set with the I2 to I0 bits of the EXR register of the CPU. This masking is easily set by using subroutine com_int_mode_control provided in the sample program.

The priority of each interrupt is set using the IPR register. IPR can be set for each interrupt source. Correspondences between IPR settings and interrupts are shown in table 3. IPR interrupt priority setting is easily made by using the sample program subroutine com_int_set_priority. When multiple interrupts are generated at a time, the processing of lower priority interrupts is suspended until the higher priority interrupts have been processed.

When an interrupt is generated, the microcomputer compares the interrupt level set in the IPR register that corresponds to the interrupt with the mask level set in the EXR (I2 to I0) register. If the IPR interrupt level is higher than the mask level, the interrupt processing is started. If it is lower than the mask level, the processing for that interrupt is suspended.

The interrupt processing starts with the address written in the vector address corresponding to the interrupt. During the interrupt processing, the mask level in EXR (I2 to I0) is rewritten with the level of the interrupt being processed and another interrupt whose level is lower than that of the interrupt being processed (lower priority interrupt) is not accepted. On the other hand, another interrupt whose level is higher than that of the interrupt being processed (higher priority interrupt) can be accepted. Therefore, in interrupt control mode 2, another interrupt processing may be performed while an interrupt is processed. In the case of NMI, the mask level is fixed to 7 and another interrupt is not accepted during NMI interrupt processing.

Figure 2 shows the above-described processing flow. Table 2 shows correspondence between the mask levels and acceptable interrupt levels.

EXR (I2 to I0) Mask Level	Acceptable Interrupt Level
0	1 to 7
1	2 to 7
2	3 to 7
3	4 to 7
4	5 to 7
5	6 to 7
6	7
7	None

Table 2 Mask Levels and Acceptable Interrupt Levels

When the mask level is set to 7, all interrupts other than NMI can be disabled.

When interrupt level 0 is set with IPR, interrupts can be disabled for each interrupt source.






Figure 3 Example of Processing in Interrupt Control Mode 2 (IRQ0 Interrupt)



Table 3 Interrupt Priority

Interrupt Source Name Number Mode IPR Priority External pin NMI 7 H'001C High IRQ0 16 H'0040 IPRA6 to IPRA4 High IRQ1 17 H'0048 IPRA6 to IPRA4 High IRQ2 18 H'0048 IPRB6 to IPRA4 IPRB6 IRQ3 19 H'004C IPRB6 to IPRB4 IPRB6 IRQ4 20 H'0050 IPRB2 to IPRB0 IPRC6 USB IRQ6 22 H'0058 IPRC6 to IPRC4 External pin IRQ7 23 H'0050 IPRC2 to IPRE0 DTC SWDTEND 24 H'0060 IPRC2 to IPRC0 Watchdog timer WOVI 25 H'0064 IPRE6 to IPRF4 TGI0A 32 H'0080 IPRF6 to IPRF4 TGI0D 35 H'0080 IPRF2 to IPRE0 TG10A 40 H'00A6 IPRF2 to IPRE0 TG10D 35 H'0080 IPRF2 to IPRE0 </th <th></th> <th></th> <th>Vector</th> <th>Vector Address* Advanced</th> <th>_</th> <th></th>			Vector	Vector Address* Advanced	_	
IRQ0 16 H'0040 IPRA6 to IPRA4 IRQ1 17 H'0044 IPRA2 to IPRA0 IRQ2 18 H'0048 IPRB6 to IPRB4 IRQ3 19 H'004C IPRA6 to IPRA4 IRQ3 19 H'004C IPRB6 to IPRB4 IRQ4 20 H'0050 IPRE2 to IPRB0 IRQ5 21 H'0054 IPRC6 to IPRC4 USB IRQ6 22 H'0058 IPRC6 to IPRC4 DTC SWDTEND 24 H'0060 IPRC2 to IPRC0 Watchdog timer WOVI 25 H'0064 IPRC6 to IPRC4 A/D ADI 28 H'0070 IPRE2 to IPRE0 TGIO TGIOA 32 H'0080 IPRF6 to IPRF4 TGIOD 35 H'0084 IPRF6 to IPRF4 TGIOD 35 H'0080 IPRF2 to IPRF0 TGIA 40 H'0080 IPRF2 to IPRF0 TGIA 40 H'0080 IPRF2 to IPRF0 TGIA 41	Interrupt Source	Name			IPR	Priority
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	External pin	NMI	7	H'001C		High
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		IRQ0	16	H'0040	IPRA6 to IPRA4	▲
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		IRQ1	17	H'0044	IPRA2 to IPRA0	_
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		IRQ2	18	H'0048	IPRB6 to IPRB4	_
		IRQ3	19	H'004C	_	
USB IRQ6 22 H'0058 IPRC6 to IPRC4 External pin IRQ7 23 H'005C IPRC6 to IPRC4 DTC SWDTEND 24 H'0060 IPRC2 to IPRC0 Watchdog timer WOVI 25 H'0064 IPRD6 to IPRD4 A/D ADI 28 H'0070 IPRE2 to IPRE0 TGIOA 32 H'0080 IPRF6 to IPRF4 TGIOD 35 H'0080 IPRF6 to IPRF4 TGIOD 35 H'0080 IPRF2 to IPRF0 TCIV 36 H'0090 IPRF2 to IPRF0 TCIU 41 H'0080 IPRF2 to IPRF0 TCI1U 43 H'0080 IPRF6 to IPRF4 TCI2V 46 H'0088 IPRF6 to IPRF4 TCI2U 47 H'0086 IPR66 to IPRG4 TCI2U 47 H'0086 IPR66 to IPRF4 TCI2U 47 H'0086 IPRF6 TCI2U 47 H'0086 IPRF6 TCI2U 47		IRQ4	20	H'0050	IPRB2 to IPRB0	_
External pin IRQ7 23 H'005C IPRC6 to IPRC4 DTC SWDTEND 24 H'0060 IPRC2 to IPRC0 Watchdog timer WOVI 25 H'0064 IPRD6 to IPRD4 A/D ADI 28 H'0070 IPRE2 to IPRE0 TPU channel 0 TGIOA 32 H'0084 IPRF6 to IPRF4 TGIOD 35 H'0080 IPRF2 to IPRF0 IPRF2 to IPRF0 TGIOD 35 H'0080 IPRF2 to IPRF0 IPRF2 to IPRF0 TGIOD 35 H'0080 IPRF2 to IPRF0 IPRF2 to IPRF0 TGIDD 35 H'0080 IPRF2 to IPRF0 IPRF2 to IPRF0 TGIDD TGIA 40 H'00A0 IPRF6 to IPRF4 TGIDD TGIA 40 H'00A0 IPRF2 to IPRF0 TGIN TGIA 40 H'00A0 IPRF2 to IPRF0 TGIDD TGIA 41 H'00A0 IPRF6 to IPRF4 TGIN TGIA 44 H'00B0 IPRF6 to IPRG4 TG		IRQ5	21	H'0054	_	
DTC SWDTEND 24 H'0060 IPRC2 to IPRC0 Watchdog timer WOVI 25 H'0064 IPRD6 to IPRD4 A/D ADI 28 H'0070 IPRE2 to IPRE0 TPU channel 0 TGI0A 32 H'0084 IPRF6 to IPRF4 TGI0D 35 H'0084 IPRF6 to IPRF4 TGI0D 35 H'0080 IPRF2 to IPRF0 TGI0D 35 H'0080 IPRF2 to IPRF0 TGIDD 35 H'0080 IPRF2 to IPRF0 TGI1D 44 H'0080 IPRF2 to IPRF0 TGI1B 41 H'00A4 IPRF2 to IPRF0 TGI2B 41 H'00A6 IPRF2 to IPRF0 TCI1V 42 H'00A8 IPRF2 to IPRF0 TGI2B 45 H'00B4 IPR66 to IPRG4 TGI2D 47 H'00B6 IPRG6 to IPRG4 Cl2V 46 H'00B8 IPRI6 to IPRI4 Channel 0 CMIA0 (Compare-match A) 64 H'0100 IPRI6 to IPRI4	USB	IRQ6	22	H'0058	IPRC6 to IPRC4	-
Watchdog timer WOVI 25 H'0064 IPRD6 to IPRD4 A/D ADI 28 H'0070 IPRE2 to IPRE0 TPU channel 0 TGI0A 32 H'0080 IPRF6 to IPRF4 TGIOD 35 H'0088 IPRF6 to IPRF4 TGIOD 35 H'0080 IPRF2 to IPRF0 TCIOV 36 H'0090 IPRF2 to IPRF0 TGI1B 41 H'00A4 IPRF2 to IPRF0 TCI1V 42 H'00A6 IPRF2 to IPRF0 TCI1U 43 H'00A6 IPR66 to IPRG4 TCI2V 46 H'00B0 IPR66 to IPRG4 TCI2U 47 H'00B6 IPR66 to IPRG4 TCI2U 47 H'00B6 IPR66 to IPRG4 CMIA0 (Compare-match A) 64 H'0100 IPRI6 to IPRI4 CMIB0 (Compare-match B) 65 H'0104 IPRI2 to IPRI0 Channel 1 CMIA1 (Compare-match B) 68 H'0110 IPRI2 to IPRI0 Channel 1 CMIB1 (Compare-match B) 69 H'0	External pin	IRQ7	23	H'005C	IPRC6 to IPRC4	-
A/D ADI 28 H'0070 IPRE2 to IPRE0 TPU channel 0 TGI0A 32 H'0080 IPRF6 to IPRF4 TGI0D 35 H'0086 IPRF6 to IPRF4 TGIOD 35 H'0080 IPRF2 to IPRF0 TGIDD 35 H'0080 IPRF2 to IPRF0 TCI0V 36 H'0090 IPRF2 to IPRF0 TGI1B 41 H'00A4 IPRF2 to IPRF0 TCI1V 42 H'00A6 IPRF2 to IPRF0 TCI1V 42 H'00A6 IPRF2 to IPRF0 TCI1V 42 H'00A6 IPR66 to IPRG4 TCI2U 44 H'00B0 IPR66 to IPRG4 TCI2U 47 H'00BC IPR66 to IPRG4 TCI2U 47 H'00BC IPRI6 to IPRI4 Chila0 (Compare-match A) 64 H'0100 IPRI6 to IPRI4 Chila1 (Compare-match A) 68 H'01104 IPRI2 to IPRI0 Channel 1 CMIB1 (Compare-match B) 69 H'0114 OVI1 (Overflow)	DTC	SWDTEND	24	H'0060	IPRC2 to IPRC0	-
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Watchdog timer	WOVI	25	H'0064	IPRD6 to IPRD4	-
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	A/D	ADI	28	H'0070	IPRE2 to IPRE0	-
$ \frac{\text{TGIOC}}{\text{TGIOD}} = \frac{34}{35} + \frac{\text{H'0088}}{\text{H'0090}} \\ \hline \text{TGIOV} = \frac{35}{36} + \frac{\text{H'008C}}{\text{TO90}} \\ \hline \text{TCIOV} = \frac{36}{36} + \frac{\text{H'0090}}{\text{H'0000}} \\ \hline \text{TPU channel 1} = \frac{\text{TGI1A}}{\text{TGI1B}} = \frac{41}{41} + \frac{\text{H'00A4}}{\text{H'00A4}} \\ \hline \text{TCI1V} = \frac{42}{42} + \frac{\text{H'00A8}}{\text{H'00AC}} \\ \hline \text{TCI1U} = \frac{43}{33} + \frac{\text{H'00AC}}{\text{H'00B0}} \\ \hline \text{TCI2U} = \frac{1}{33} + $	TPU channel 0	TGI0A	32	H'0080	IPRF6 to IPRF4	-
		TGI0B	33	H'0084	_	
TCIOV 36 H'0090 TPU channel 1 TGI1A 40 H'00A0 IPRF2 to IPRF0 TGI1B 41 H'00A4 TCI1V 42 H'00A8 TCI1U 43 H'00AC IPRG6 to IPRG4 TGI2B 44 H'00B4 TGI2B 45 H'00B4 TCI2V 46 H'00B8 TCI2U 47 H'00BC 8-bit timer CMIA0 (Compare-match A) 64 H'0100 IPRI6 to IPRI4 ChiB0 (Compare-match A) 66 H'0104 OVI0 (Overflow) 66 H'0114 OVI0 (Overflow) 66 H'0110 IPRI2 to IPRI0 IPRI6 to IPRI4 CMIA1 (Compare-match A) 68 H'0110 IPRI2 to IPRI0 Channel 1 CMIA1 (Compare-match B) 69 H'0114 OVI1 (Overflow) 70 H'0118 DMAC DEND0A 72 H'0120 IPRJ6 to IPRJ4 IPRJ6 to IPRJ4		TGI0C	34	H'0088	_	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		TGI0D	35	H'008C	_	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		TCI0V	36	H'0090	_	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	TPU channel 1	TGI1A	40	H'00A0	IPRF2 to IPRF0	-
		TGI1B	41	H'00A4	_	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		TCI1V	42	H'00A8	_	
$\frac{\text{TGI2B}}{\text{TCI2V}} \qquad 45 \qquad \text{H'00B4} \\ \hline \text{TCI2V} \qquad 46 \qquad \text{H'00B8} \\ \hline \text{TCI2U} \qquad 47 \qquad \text{H'00BC} \\ \hline \text{R-bit timer} \\ \text{channel 0} \qquad \frac{\text{CMIA0 (Compare-match A)} & 64 \qquad \text{H'0100}}{\text{CMIB0 (Compare-match B)} & 65 \qquad \text{H'0104}} \\ \hline \text{OVI0 (Overflow)} \qquad 66 \qquad \text{H'0108} \\ \hline \text{R-bit timer} \\ \text{channel 1} \qquad \frac{\text{CMIA1 (Compare-match A)} & 68 \qquad \text{H'0110} \qquad \text{IPRI2 to IPRI0}}{\text{CMIB1 (Compare-match B)} & 69 \qquad \text{H'0114}} \\ \hline \text{OVI1 (Overflow)} \qquad 70 \qquad \text{H'0118} \\ \hline \text{DMAC} \qquad \frac{\text{DEND0A}}{\text{DEND0B}} \qquad 73 \qquad \text{H'0124}} \\ \hline \text{DEND1A} \qquad 74 \qquad \text{H'0128} \\ \hline \end{tabular}$		TCI1U	43	H'00AC	_	
TCI2V 46 H'00B8 TCI2U 47 H'00BC 8-bit timer CMIA0 (Compare-match A) 64 H'0100 ChiB0 (Compare-match B) 65 H'0104 IPRI6 to IPRI4 OVI0 (Overflow) 66 H'0108 IPRI2 to IPRI0 8-bit timer CMIA1 (Compare-match A) 68 H'0110 IPRI2 to IPRI0 ChiB1 (Compare-match B) 69 H'0114 OVI1 (Overflow) 70 H'0118 DMAC DEND0A 72 H'0120 IPRJ6 to IPRJ4 IPRJ6 to IPRJ4	TPU channel 2	TGI2A	44	H'00B0	IPRG6 to IPRG4	-
TCI2U 47 H'00BC 8-bit timer channel 0 CMIA0 (Compare-match A) 64 H'0100 IPRI6 to IPRI4 CMIB0 (Compare-match B) 65 H'0104 OVI0 (Overflow) 66 H'0108 8-bit timer channel 1 CMIA1 (Compare-match A) 68 H'0110 IPRI2 to IPRI0 8-bit timer channel 1 CMIB1 (Compare-match B) 69 H'0114 OVI1 (Overflow) 0VI1 (Overflow) 70 H'0118 IPRJ6 to IPRJ4 DEND0A 72 H'0120 IPRJ6 to IPRJ4 DEND0B 73 H'0128 IPRJ6 to IPRJ4 V V		TGI2B	45	H'00B4	_	
8-bit timer channel 0 CMIA0 (Compare-match A) 64 H'0100 IPRI6 to IPRI4 CMIB0 (Compare-match B) 65 H'0104 IPRI2 to IPRI4 OVI0 (Overflow) 66 H'0108 IPRI2 to IPRI0 8-bit timer channel 1 CMIA1 (Compare-match A) 68 H'0110 IPRI2 to IPRI0 CMIB1 (Compare-match B) 69 H'0114 OVI1 (Overflow) 70 H'0118 DMAC DEND0A 72 H'0120 IPRJ6 to IPRJ4 DEND1A 74 H'0128 VI		TCI2V	46	H'00B8	_	
channel 0 CMIB0 (Compare-match B) 65 H'0104 OVI0 (Overflow) 66 H'0108 8-bit timer CMIA1 (Compare-match A) 68 H'0110 IPRI2 to IPRI0 channel 1 CMIB1 (Compare-match B) 69 H'0114 OVI1 (Overflow) 70 DMAC DEND0A 72 H'0120 IPRJ6 to IPRJ4 DEND1A 74 H'0128 V		TCI2U	47	H'00BC	_	
OVI0 (Overflow) 66 H'0108 8-bit timer CMIA1 (Compare-match A) 68 H'0110 IPRI2 to IPRI0 channel 1 CMIB1 (Compare-match B) 69 H'0114 OVI1 (Overflow) 70 DMAC DEND0A 72 H'0120 IPRJ6 to IPRJ4 DEND1A 74 H'0128 V	8-bit timer	CMIA0 (Compare-match A)	64	H'0100	IPRI6 to IPRI4	-
8-bit timer channel 1 CMIA1 (Compare-match A) 68 H'0110 IPRI2 to IPRI0 CMIB1 (Compare-match B) 69 H'0114 0VI1 (Overflow) 70 H'0118 DMAC DEND0A 72 H'0120 IPRJ6 to IPRJ4 DEND1A 74 H'0128 IPRJ6 to IPRJ4	channel 0	CMIB0 (Compare-match B)	65	H'0104	_	
channel 1 CMIB1 (Compare-match B) 69 H'0114 OVI1 (Overflow) 70 H'0118 DMAC DEND0A 72 H'0120 DEND0B 73 H'0124 DEND1A 74 H'0128		OVI0 (Overflow)	66	H'0108	_	
OVI1 (Overflow) 70 H'0118 DMAC DEND0A 72 H'0120 IPRJ6 to IPRJ4 DEND0B 73 H'0124 IPRJ6 to IPRJ4 IPRJ6 to IPRJ4	8-bit timer	CMIA1 (Compare-match A)	68	H'0110	IPRI2 to IPRI0	-
OVI1 (Overflow) 70 H'0118 DMAC DEND0A 72 H'0120 IPRJ6 to IPRJ4 DEND0B 73 H'0124 IPRJ6 to IPRJ4 IPRJ6 to IPRJ4	channel 1	CMIB1 (Compare-match B)	69	H'0114		-
DEND0B 73 H'0124 DEND1A 74 H'0128		,	70	H'0118	_	
DEND0B 73 H'0124 DEND1A 74 H'0128	DMAC	DENDOA	72	H'0120	IPRJ6 to IPRJ4	-
		DEND0B	73	H'0124	_	
		DEND1A	74		—	₩
		DEND1B	75	H'012C	_	Low



			Vector Address*	_	
Interrupt Source	Name	Vector Number	Advanced Mode	IPR	Priority
SCI channel 0	ERI0	80	H'0140	IPRJ2 to IPRJ0	High
	RXI0	81	H'0144	_	
	TXI0	82	H'0148		
	TEI0	83	H'014C		
SCI channel 1	ERI1	84	H'0150	IPRK6 to IPRK4	_
	RXI1	85	H'0154		_
	TXI1	86	H'0158		
	TEI1	87	H'015C		
SCI channel 2	ERI2	88	H'0160	IPRK2 to IPRK0	-
	RXI2	89	H'0164		
	TXI2	90	H'0168		
	TEI2	91	H'016C		
USB	EXIRQ0	104	H'01A0	IPRM6 to IPRM4	- ↓
	EXIRQ1	105	H'01A4	_	Low

Note: The vector address indicates lower 16 bits of the start address.

3.5.3 NMI Interrupt

The nonmaskable interrupt request NMI is an external interrupt request with the highest priority. This is accepted at any time regardless of interrupt control mode or CPU interrupt mask bit status. The rising or falling edge can be selected for the NMI pin to generate an interrupt request with the NMIEG bit in SYSCR. The NMI interrupt setting is easily made by using the sample program routine com_nmi_control.

3.5.4 IRQ Interrupts

IRQ7 and IRQ5 to IRQ0 interrupts generate interrupt requests by input signal on each pin. Though IRQ6 is an internal interrupt of the USB, the function is the same as other IRQ pins. IRQ interrupts have the following features:

- Low level, falling edge, rising edge or both edges can be selected with ISCR for generation of interrupt requests.
- $\overline{\text{IRQ7}}$ to $\overline{\text{IRQ0}}$ interrupt requests can be masked with the IER register.
- Interrupt priorities can be set with IPR registers.

The above settings can be easily made by using the sample program routines com_irq_control and com_int_set_priority.

3.6 List of Registers Used


The internal registers of the H8 microcomputer used in the sample program are listed below. For detailed information, refer to the H8S/2215 Hardware Manual.

Name	Summary			
System control register (SYSCR)	Sets interrupt control mode			
	 Sets the conditions for latching NMI interrupt 			
	 Enables/disables manual resets 			
	Enables/disables the on-chip RAM			
Interrupt priority registers (IPRA to IPRG, IPRI to IPRK and IPRM)	Sets interrupt priorities			
IRQ enable register (IER)	Enables/disables external interrupts (IRQ)			
IRQ sense control registers (ISCRH and ISCRL)	 Sets the conditions for latching external interrupts (IRQ) (Low-level sense, falling edge, rising edge or both edges) 			



3.7 Flowchart

The sample program processing flow is shown below.



void com_int_set_priority (void)

: Sets interrupt priority for interrupt control mode 2.

Sets the priority data in the common variable table (int_pri_tbl) into the corresponding IPR register.


int_pri_tbl Array Element	Name	Description	Register to be Set	
[0]	INT_IRQ0	IRQ0	IPRA	bit6 to 4
[1]	INT_IRQ1	IRQ1	IPRA	bit2 to 0
[2]	INT_IRQ2_3	IRQ2 and IRQ3	IPRB	bit6 to 4
[3]	INT_IRQ4_5	IRQ4 and IRQ5	IPRB	bit2 to 0
[4]	INT_IRQ6_7	IRQ6 and IRQ7	IPRC	bit6 to 4
[5]	INT SWDTEND	DTC software activation interrupt (SWDTEND)	IPRC	bit2 to 0
[6]	INTWOVI	WDT interval timer mode interrupt	IPRD	bit6 to 4
[7]	INT_ADI	AD conversion end interrupt	IPRE	bit2 to 0
[8]	INT_TPU0	TGI0A, TGI0B, TGI0C, TGI0D and TCI0V interrupts for the TPU0	IPRF	bit6 to 4
[9]	INT_TPU1	TGI1A, TGI1B, TCI1V and TCI1U interrupts for the TPU1	IPRF	bit2 to 0
[10]	INT_TPU2	TGI2A, TGI2B, TCI2V and TCI2U interrupts for the TPU2	IPRG	bit6 to 4
[11]	INT_TMR0	CMIA0, CMIB0 and OVI0 interrupts for the 8-bit timer 0	IPRI	bit6 to 4
[12]	INT_TMR1	CMIA1, CMIB1 and OVI1 interrupts for the 8-bit timer 1	IPRI	bit2 to 0
[13]	INT_DMAC	DEND0A, DEND0B, DEND1A and DEND1B interrupts for the DMAC	IPRJ	bit6 to 4
[14]	INT_SCI0	ERI0, RXI0, TXI0 and TEI0 interrupts for the SCI0	IPRJ	bit2 to 0
[15]	INT_SCI1	ERI1, RXI1, TXI1 and TEI1 interrupts for the SCI1	IPRK	bit6 to 4
[16]	INT_SCI2	ERI2, RXI2, TXI2 and TEI2 interrupts for the SCI2	IPRK	bit2 to 0
[17]	INT_USB	EXIRQ0 and EXIRQ1 interrupts for the USB	IPRM	bit6 to 4



void com_irq_control

: Enables/disables IRQ interrupts and selects interrupt generation mode kind: Kinds of interrupts method: Interrupt acceptance condition control: Enabling/disabling of interrupts

	Register to set "method" (0: Low-level sense, 1: Falling edge,	Register to set "control" (0: Interrupts are disabled
"kind"	2: Rising, 3: Falling and rising edges)	1: Interrupts are enabled)
INT_IRQ0	ICSR(IRQ0SC)	IER(IRQ0E)
INT_IRQ1	ICSR(IRQ1SC)	IER(IRQ1E)
INT_IRQ2	ICSR(IRQ2SC)	IER(IRQ2E)
INT_IRQ3	ICSR(IRQ3SC)	IER(IRQ3E)
INT_IRQ4	ICSR(IRQ4SC)	IER(IRQ4E)
INT_IRQ5	ICSR(IRQ5SC)	IER(IRQ5E)
INT_IRQ6	ICSR(IRQ6SC)	IER(IRQ6E)
INT_IRQ7	ICSR(IRQ7SC)	IER(IRQ7E)






4. Reference Documents

• H8S/2215 Series Hardware Manual (published by Renesas Technology Corporation)



Revision Record

		Description		
Rev.	Date	Page	Summary	
1.00	Mar.16, 2004		First edition issued	



Keep safety first in your circuit designs!

(ENESAS

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any thirdparty's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.