

To our customers,

---

## Old Company Name in Catalogs and Other Documents

---

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1<sup>st</sup>, 2010  
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

## H8/38602R Group

### Data Communication with EEPROM in 4-Line Bus Communication Mode

---

#### Introduction

This application note discusses data communication with an EEPROM using 4-line bus communication mode of the synchronous serial communication unit (SSU).

#### Target Device

H8/38602R

HN58X2532I (EEPROM)


#### Contents

1. Specifications .....	2
2. Description of Functions .....	3
3. Specifications of EEPROM .....	6
4. Description of Operation .....	11
5. Description of Software .....	13

### 1. Specifications

- The H8/38602R communicates with an EEPROM by using the SSU in 4-line bus communication mode.
- In this sample task, the H8/38602R writes 32-byte data into the EEPROM and then reads the 32-byte data that have been written.
- The transfer clock rate is  $\phi/16^*$  ( $\phi = 10 \text{ MHz}$ ).

Note: \* The programs of this sample task can operate at a maximum transfer clock rate of  $\phi/16$ . If the transfer clock rate is faster than  $\phi/16$ , a transfer of one byte is completed before the transfer of the next byte becomes ready. This prevents the  $\overline{\text{SCS}}$  pin from being fixed to the low level, and as such correct operation is unavailable.



**Figure 1 Connections in 4-Line Bus Communication Mode of SSU**

## 2. Description of Functions

### 2.1 Functions

This sample task implements data communication with an EEPROM using the 4-line bus communication mode of the SSU incorporated in the H8/38602R. Figure 2 shows a block diagram of the SSU, and below is the functional explanation.

#### 2.1.1 Functions of SSU in 4-Line Bus Communication Mode

The H8/38602R writes 32-byte data to the EEPROM and reads the 32-byte data, with a transfer clock rate of  $\phi/16$  ( $\phi = 10$  MHz).

- SS Control Register H (SSCRH)  
SSCRH is a register that selects whether the SSU operates as a master or slave device, and selects the functions of the SSCK and  $\overline{SCS}$  pins.
- SS Control Register L (SSCRL)  
SSCRL is a register that selects the operating mode of the SSU.
- SS Mode Register (SSMR)  
SSMR is a register that selects MSB-first or LSB-first, and selects transfer clock rate.
- SS Enable Register (SSER)  
SSER is a register that enables transmit or receive operation.
- SS Status Register (SSSR)  
SSSR is a register that consists of interrupt flags.
- SS Receive Data Register (SSRDR)  
SSRDR is an 8-bit register that stores received serial data. When the SSU has received one byte of serial data, it transfers the data from SSTRSR to SSRDR. The SSTRSR is then ready to receive the next byte. This double-buffered configuration of SSTRSR and SSRDR allows continuous receive operation. SSRDR is a read-only register and cannot be written to by the CPU. The initial value of SSRDR is H'00.
- SS Transmit Data Register (SSTDR)  
SSTDR is an 8-bit register that stores serial data to be transmitted. SSTDR can be read or written to by the CPU at any time. When the SSU detects that SSTRSR is empty, it transfers the transmit data stored in SSTDR to SSTRSR and then starts serial transmission. By writing the next transmit data to SSTDR during serial transmission of the data in SSTRSR, continuous serial transmission is possible. The initial value of SSTDR is H'00.
- SS Shift Register (SSTRSR)  
SSTRSR is a shift register used to transmit and receive serial data. When transmit data is transferred from SSTDR to SSTRSR, bit 0 in SSTDR is transferred to bit 0 in SSTRSR if the MLS bit in SSMR is 0 (LSB-first transfer), and bit 7 in SSTDR is transferred to bit 0 in SSTRSR if the MLS bit is 1 (MSB-first transfer). SSTRSR cannot be directly accessed by the CPU.




Figure 2 Block Diagram of SSU

### 2.1.2 Watchdog Timer Function

The H8/38602R includes a watchdog timer. The watchdog timer is active after reset. The timer counter WD (TCWD) is incremented and if the TCWD overflows, the H8/38602R is internally reset. This sample task does not use the watchdog timer function, and thus stops this timer.

- Timer Control/Status Register WD1 (TCSRWD1)  
 TCSRWD1 controls writing to TCSRWD1 and TCWD. TCSRWD1 also controls the watchdog timer operation and indicates the operating status. TCSRWD1 must be rewritten by using the MOV instruction. Bit manipulation instructions cannot be used to change the setting value.

### 2.1.3 Module Standby Function

The module standby function places the SSU in the module standby mode after the reset is released. The module standby mode can be cancelled by setting the SSUCKSTP bit of the clock halt register 2 (CKSTPR2) to 1.

- Clock Halt Register 2 (CKSTPR2)  
 CKSTPR2 allows the on-chip peripheral modules to enter standby mode in module units.

## 2.2 Function Assignment

Assignment of the functions used in this sample task are listed in table 1. The H8/38602R communicates with an EEPROM using 4-line bus communication mode of the SSU by assigning the functions as shown in table 1.

**Table 1 Assignment of Functions**

Function	Category	Description
SSCK	Pin	SSU clock output
SSI	Pin	SSU data input
SSO	Pin	SSU data output
$\overline{\text{SCS}}$	Pin	SSU chip-select output
SSCRH	SSU	Selects master mode and selects the SSCK and $\overline{\text{SCS}}$ pin functions.
SSCRL	SSU	Selects 4-line bus communication mode.
SSMR	SSU	Selects MSB-first and a transfer clock rate of $\phi/16$ .
SSER	SSU	Enables data transmission or reception.
SSSR	SSU	Status flags
SSRDR	SSU	A register that stores received data
SSTDR	SSU	A register that stores transmit data
SSTRSR	SSU	A shift register used to transmit or receive data
CKSTPR2	Low power	Cancels module standby mode of the SSU.
TCSRWD1	WDT	Stops the watchdog timer.

### 3. Specifications of EEPROM

This chapter provides a brief description of the specifications of the EEPROM used for this sample task (HN58X2532). For detailed information, see the Renesas HN58X2532I/HN58X2564I series manual.

#### 3.1 Pin Functions

- Serial Data Output (Q): Serial data is transmitted via this output pin. The output data changes at the rising edge of Serial Clock (C).
- Serial Data Input (D): Serial data is received via this input pin. It receives instruction codes, addresses, and data to be written. Values are latched at the rising edge of Serial Clock (C).
- Serial Clock (C): A clock signal is received via this input pin to provide timing of the serial interface. Instruction codes, addresses, or data to be written on the Serial Data Input pin is latched at the rising edge of Serial Clock (C). Data is output at the falling edge of Serial Clock (C).
- Chip Select ( $\overline{S}$ ): This input pin is used to indicate that the device is selected. When this signal is high, the device is not selected and Serial Data Output (Q) is in a high impedance state. Unless an internal write cycle is in progress, the device will be in standby mode. Driving Chip Select ( $\overline{S}$ ) low makes the device active. After power-up, a certain instruction code must be input when Chip Select ( $\overline{S}$ ) is driven low.
- Hold ( $\overline{HOLD}$ ): This pin is used to pause any serial communications with a device without deselecting the device. During the hold condition, Serial Data Output (Q) is in a high impedance state, and Serial Data Input (D) and Serial Clock (C) are don't care. During the hold condition, the device must be made active, with Chip Select ( $\overline{S}$ ) driven low.
- Write Protect ( $\overline{W}$ ): The main purpose of this input signal is to freeze the size of memory area that is protected against write instructions (as is specified by the BP1 and BP0 bits in the status register). This pin must be fixed to high or low during any write operation.

#### 3.2 Status Register

Figure 3 shows the status register format. The Status Register can be read or written by specific instructions.

- WIP bit: The Write In Progress (WIP) bit indicates whether the memory device is busy with writing operation.
- WEL bit: This bit indicates the status of the internal Write Enable Latch.
- BP0 and BP1 bits: The Block Protect (BP1 and BP0) bits are used to set the size of the area to be software protected against write instructions. Since these bits are non-volatile, they retain information even after power is turned off.
- SRWD bit: The Status Register Write Disable (SRWD) bit operates in combination with the Write Protect ( $\overline{W}$ ) signal. According to the states of the SRWD bit and the Write Protect ( $\overline{W}$ ) signal, the device can be placed in Hardware Protected mode. In this mode, the non-volatile bits of the Status Register (SRWD, BP1, BP0) become read-only bits.




Figure 3 EEPROM Status Register Format

### 3.3 Instructions

Each instruction consists of a single-byte code, as summarized in Table 2. If an invalid instruction is received, the device is deselected (with the  $\bar{S}$  pin driven high). This task uses the WREN, RDSR, READ and WRITE instructions.

Table 2 Instruction Codes

Instruction	Description	Instruction Code
WREN	Write Enable	0000 0110
WRDI	Write Disable	0000 0100
RDSR	Read Status Register	0000 0101
WRSR	Write Status Register	0000 0001
READ	Read from Memory Array	0000 0011
WRITE	Write to Memory Array	0000 0010

#### 3.3.1 Write Enable (WREN)

The Write Enable Latch (WEL) bit must be set prior to data write operation (Write). The only way to do this is to send a Write Enable instruction to the memory device.

To send this instruction to the memory device, drive Chip Select ( $\bar{S}$ ) low and input the instruction code to the Serial Data Input (D) pin. The WEL bit is set by deselecting the device with Chip Select ( $\bar{S}$ ).




Figure 4 Write Enable (WREN) Sequence

### 3.3.2 Read Status Register (RDSR)

The Read Status Register (RDSR) instruction allows the Status Register to be read. The Status Register may be read at any time, even while the device is in writing operation. It is recommended to check the Write In Progress (WIP) bit before sending a new instruction to the device. The Status Register is read continuously, as shown in the following figure.




Figure 5 Read Status Register (RDSR) Sequence

The status and control bits of the Status Register are as follows:

- WIP bit: The Write In Progress (WIP) bit indicates whether the memory is busy with a WRITE or Write Status Register cycle. When this bit is set to 1, such a write cycle is in progress. When it is reset to 0, no such cycles are in progress.
- WEL bit: The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1, the internal Write Enable Latch is set. When cleared to 0, the internal Write Enable Latch is reset and no WRITE or Write Status Register instructions are accepted.
- BP0 and BP1 bits: The Block Protect (BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against the Write to Memory Array (WRITE) instructions. These bits are written with the Write Status Register (WRSR) instruction. When one or both of the Block Protect (BP1, BP0) bits are set to 1, the relevant memory area (as defined in the Status Register Format table) becomes protected against the Write to Memory Array (WRITE) instructions. The Block Protect (BP1, BP0) bits can be written provided that the Hardware Protected mode has not been set.
- SRWD bit: The Status Register Write Disable (SRWD) bit operates in combination with the Write Protect ( $\bar{W}$ ) signal. The SRWD bit and the  $\bar{W}$  signal allow the device to be placed in the Hardware Protected mode (when the SRWD bit is set to 1, and the  $\bar{W}$  signal is driven low). In this mode, the non-volatile bits of the Status Register (SRWD, BP1, BP0) become read-only bits and the Write Status Register (WRSR) instruction is no longer accepted for execution.

### 3.3.3 Read from Memory Array (READ)

As shown in figure 6, to send this instruction to the device, Chip Select ( $\bar{S}$ ) is first driven low. The bits of the instruction and address bytes are then shifted in as Serial Data Input (D). The address is loaded into an internal address register, and the byte of data at that address is shifted out as Serial Data Output (Q).

If Chip Select ( $\bar{S}$ ) continues to be driven low, the internal address register is automatically incremented after 8 serial clock cycles, and the byte of data at the new address is shifted out.

When the highest address is reached, the address counter rolls over to zero, allowing the read cycle to be continued indefinitely.

The read cycle is terminated by driving Chip Select ( $\bar{S}$ ) high. The Chip Select ( $\bar{S}$ ) signal can be driven high at any time during the cycle. The READ instruction is not accepted or is not executed if a write cycle is currently in progress.




Figure 6 Read from Memory Array (READ) Sequence

Table 3 Address Range Bits

Device	HN58X2564I	HN58X2532I
Address bits	A12 to A0	A11 to A0

Notes: 1. b15-b13 are don't care on the HN582564.

2. b15-b12 are don't care on the HN582532.

**3.3.4 Write to Memory Array (WRITE)**


As shown in figure 7, to send this instruction to the device, Chip Select ( $\bar{S}$ ) is first driven low. The bits of the instruction byte, address byte, and at least one data byte are then shifted in on Serial Data Input (D).

The self-timed WRITE cycle is started by driving Chip Select ( $\bar{S}$ ) high after the data byte has been latched in or before the next rising edge of the serial clock is input.

If Chip Select ( $\bar{S}$ ) stays low and the next byte of input data is shifted in, as shown in figure 7, the device continues to receive data while incrementing the address counter towards the end of the same page as that specified by the given address. If the number of data bytes sent to the device exceeds the page boundary, the internal address counter rolls over to the beginning of the page, and the previous data there are overwritten with the incoming data.

This instruction is not accepted or not executed under the following conditions:

- The Write Enable Latch (WEL) bit has not been set to 1. (WEL bit must be set immediately before the WRITE instruction)
- A Write cycle is already in progress
- The addressed page is in the region protected by the Block Protect (BP1 and BP0) bits.



**Figure 7 WRITE Sequence**

## 4. Description of Operation

### 4.1 Transmit Mode

Figure 8 illustrates the operation timing in transmit mode for this sample task, with description of the hardware and software processing.




Figure 8 Timing of Operation in Transmit Mode

### 4.2 Transmit-and-Receive Mode

Figure 9 illustrates the operation timing in transmit-and-receive mode for this sample task, with description of the hardware and software processing.




Figure 9 Timing of Operation in Transmit-and-Receive Mode

## 5. Description of Software

This sample task initializes the SSU in SPI mode (4-line bus communication mode) and performs processing for master transmission and master transmission/reception.

### 5.1 List of Functions

Table 4 lists the functions used in this sample task.

**Table 4 List of Functions**

Function Name	Description
main	Stops the watchdog timer, controls master transmission/reception, and initializes the RAM area to be used.
SSU_spi_int	Initializes the SSU in SPI mode and cancels module standby mode of the SSU.
select_movement	Selects the operating mode.
transmit	Transmit processing
receive	Receive processing

### 5.2 Constants

Table 5 lists the constants used in this sample task.

**Table 5 Descriptions of Constants**

Constant Name	Value	Description	Used In
SLAVE_ADRS	H'0000	Start address of EEPROM to be written or read	main
WREN	H'06	EEPROM write enable instruction	main
RDSR	H'05	Instruction to read the status register of EEPROM	main
READ	H'03	Instruction to read from EEPROM	main
WRITE	H'02	Instruction to write to EEPROM	main
WIP	H'01	Bit to indicate that a write to EEPROM is in progress	main
TR_RE	H'C0	Transmit-and-receive mode	main
TRANSMIT	H'80	Transmit mode	main
SIZE	H'20	Size of 1 page of EEPROM	main

### 5.3 RAM Usage

Table 6 describes the RAM usage in this sample task.

**Table 6 Description of RAM**

Label Name	Function	Data Length	Used In
m_trs[SIZE]	Buffer that stores transmit data	32 bytes	main
m_rcv[SIZE]	Buffer that stores received data	32 bytes	main

## 5.4 Description of Modules

### 5.4.1 main() Function

#### (1) Module Specifications

**Function:** Stops the watchdog timer, controls master transmission and reception and initializes the RAM area for use.

**Table 7 Module Specifications**

Item	Type	Variable Name	Description
Argument	None	None	None

#### (2) Internal Registers

The internal registers used in this sample task are described below. The setting values in the tables below are used in this task and are different from their initial values.

- SS Enable Register (SSER) Address: H'F0E3

Bit	Bit Name	Setting	R/W	Function
7	TE	0	R/W	Transmit enable When this bit is 1, transmit operation is enabled. 0: Disables transmit operation.
6	RE	0	R/W	Receive enable When this bit is 1, receive operation is enabled. 0: Disables receive operation.

- SS Status Register (SSSR) Address: H'F0E4


Bit	Bit Name	Setting	R/W	Function
3	TEND	—	R/(W)*	Transmit end [Setting condition] <ul style="list-style-type: none"> <li>When the last bit of data is transmitted with the TDRE bit set to 1.</li> </ul> [Clearing conditions] <ul style="list-style-type: none"> <li>0 is written to this bit after reading 1.</li> <li>Data is written to SSTDR.</li> </ul>


Note: Only 0 can be written to clear the flag.


- Timer Control Register/Status Register WD1 (TCSRWD1)      Address: H'FFB1


Bit	Bit Name	Setting	R/W	Function
7	B6WI	1	R/W	Bit 6 Write Disable Writing to the TCWE bit is only enabled when 0 is written to the B6WI bit. This bit is always read as 1.
6	TCWE	0	R/W	Timer Counter WD Write Enable Writing to the timer counter WD (TCWD) is enabled when the TCWE bit is set to 1. When writing to this bit, 0 must be written to the B6WI bit.
5	B4WI	1	R/W	Bit 4 Write Disable Writing to the TCSRWE bit is only enabled when 0 is written to the B4MI bit. The B4WI bit is always read as 1.
4	TCSRWE	0	R/W	Timer Control/Status Register WD1 Write Enable Writing to the WDON and WRST bits are enabled when the TCSRWE bit is set to 1. When writing to this bit, 0 must be written to the B4WI bit.
3	B2WI	1	R/W	Bit 2 Write Disable Writing to the WDON is only enabled when 0 is written to the B2WI bit. This bit is always read as 1.
2	WDON	0	R/W	Watchdog Timer On The TDWD starts counting up when the WDON bit is set to 1 and stops counting when the WDON bit is cleared to 0. [Setting condition] <ul style="list-style-type: none"> <li>• If 0 is written to the B2WI bit and 1 to the WDON bit while the TCSRWE bit is 1.</li> <li>• Reset</li> </ul> [Clearing condition] <ul style="list-style-type: none"> <li>• If 0 is written to the B2WI and WDON bits while the TCSRWE bit is 1.</li> </ul>
1	B0WI	1	R/W	Bit 0 Write Disable Writing to the WRST bit is only enabled when 0 is written to the B0WI bit. This bit is always read as 1.
0	WRST	0	R/W	Watchdog Timer Reset [Setting condition] <ul style="list-style-type: none"> <li>• When the TCWD overflows and an internal reset signal is generated.</li> </ul> [Clearing condition] <ul style="list-style-type: none"> <li>• Reset by the <math>\overline{\text{RES}}</math> pin</li> <li>• If 0 is written to both the B0WI and WRST bits while the TCSRWE bit is 1.</li> </ul>


### (3) Flowchart











## 5.4.2 SSU\_spi\_init() Function

### (1) Module Specifications

**Function:** Initializes the SSU in SPI mode (4-line bus communication mode), and cancels SSU module standby mode.

**Table 8 Module Specifications**

Item	Type	Variable Name	Description
Argument	None	None	None

### (2) Internal Registers

The internal registers used in this sample task are described below. The setting values in the tables below are used for this task and are different from the initial values.

- SS Control Register H (SSCRH) Address: H'F0E0

Bit	Bit Name	Setting	R/W	Function
7	MSS	1	R/W	<b>Master/Slave Device Select</b> Selects whether this module is used as a master device or a slave device. When this module is used as a master device, transfer clock is output from the SSCK pin. When the CE bit in SSSR is set, the MSS bit is automatically cleared. 1: Operates as a master device
6	BIDE	0	R/W	<b>Bidirectional Mode Enable</b> Selects whether two pins are used as the serial data input pin and serial data output pin each or only one pin is used in bi-directional mode. 0: Normal mode. Two pins are used separately for data input and output.
2	SCKS	1	R/W	<b>SSCK Pin Select</b> Selects whether the SSCK pin functions as a port pin or a serial clock pin. 1: Functions as a serial clock pin.
1	CSS1	1	R/W	<b><math>\overline{SCS}</math> Pin Select</b>
0	CSS0	1	R/W	Selects whether the $\overline{SCS}$ pin functions as a port pin or as an $\overline{SCS}$ input or $\overline{SCS}$ output pin. CSS1 = 1, CSS0 = x: The $\overline{SCS}$ pin functions as an $\overline{SCS}$ output pin (however, functions as an $\overline{SCS}$ input before transfer is started).

[Legend] x: Don't care.

- SS Control Register L (SSCRL) Address: H'F0E1

Bit	Bit Name	Setting	R/W	Function
6	SSUMS	1	R/W	SSU Mode Select Selects which combination of the serial data input pin and serial data output pin is used. 1: Four-line bus communication mode When MSS = 1 and BIDE = 0 in SSCRH, data input: SSI pin, data output: SSO pin.

- SS Mode Register (SSMR) Address: H'F0E2

Bit	Bit Name	Setting	R/W	Function
7	MLS	1	R/W	MSB-First/LSB-First Select Selects whether data transfer is performed in MSB-first or LSB-first. 1: MSB-first
2	CKS2	1	R/W	Transfer Clock Rate Select
1	CKS1	0	R/W	Sets transfer clock rate (prescaler division ratio) when the internal clock is selected. Table 9 shows the transfer rate. CKS2 = 1, CKS1 = 0, CKS0 = 0: $\phi/16$
0	CKS0	0	R/W	

**Table 9 Transfer Rate**

Bit 2	Bit 1	Bit 0	Transfer Rate	
CKS2	CKS1	CKS0	Clock	$\phi = 10$ MHz
1	0	0	$\phi/16$	625 kHz

- SS Enable Register (SSER) Address: H'F0E3

Bit	Bit Name	Setting	R/W	Function
7	TE	0	R/W	Transmit Enable When this bit is 1, transmit operation is enabled. 0: Disables transmit operation.
6	RE	0	R/W	Receive Enable When this bit is 1, receive operation is enabled. 0: Disables receive operation.

- SS Status Register (SSSR) Address: H'F0E4


Bit	Bit Name	Setting	R/W	Function
6	ORER	0	R/(W)*	<p>Overrun Error Flag</p> <p>Indicates that reception has ended abnormally because of an overrun error. SSRDR retains the data received before the overrun error occurs, and the data received after the overrun error will be lost. In addition, subsequent serial reception cannot be continued when this bit is 1. If the MSS bit in SSCRH is 1, serial transmission also cannot be continued.</p> <p>[Setting condition]</p> <ul style="list-style-type: none"> <li>When the next serial reception is completed while RDRF = 1.</li> </ul> <p>[Clearing condition]</p> <ul style="list-style-type: none"> <li>When 0 is written to this bit after reading 1.</li> </ul>

Note: Only 0 can be written to clear the flag.

- Clock Halt Register (CKSTPR2) Address: H'FFFB

Bit	Bit Name	Setting	R/W	Function
4	SSUCKSTP	0	R/W	<p>SSU Module Standby</p> <p>SSU enters module standby mode when this bit is cleared to 0. 1: Cancels the SSU module standby mode</p>

### (3) Flowchart



### 5.4.3 select\_movement() Function

#### (1) Module Specifications

**Function:** Selects the operating mode.

**Table 10 Module Specifications**

Item	Type	Variable Name	Description
Argument	unsigned char	mode	Operating mode to be selected

#### (2) Internal Registers

The internal registers used in this sample task are described below. The setting values in the tables below are used for this task and are different from the initial values.

- SS Enable Register (SSMR) Address: H'F0E3

Bit	Bit Name	Setting	R/W	Function
7	TE	Argument	R/W	Transmit Enable When this bit is 1, transmit operation is enabled. 0: Disables transmit operation. 1: Enables transmit operation.
6	RE	Argument	R/W	Receive Enable When this bit is 1, receive operation is enabled. 0: Disables receive operation. 1: Enables receive operation.


- SS Status Register (SSSR)

Address: H'F0E4

Bit	Bit Name	Setting	R/W	Function
6	ORER	0	R/(W)*	<p>Overrun Error Flag</p> <p>Indicates that reception has ended abnormally because of an overrun error. SSRDR retains the data received before the overrun error occurs, and the data received after the overrun error will be lost. In addition, subsequent serial reception cannot be continued when this bit is 1. If the MSS bit in SSCRH is 1, serial transmission also cannot be continued.</p> <p>[Setting condition]</p> <ul style="list-style-type: none"> <li>When the next serial reception is completed while RDRF = 1.</li> </ul> <p>[Clearing condition]</p> <ul style="list-style-type: none"> <li>When 0 is written to this bit after reading 1.</li> </ul>
3	TEND	0	R/(W)*	<p>Transmit end</p> <p>[Setting condition]</p> <ul style="list-style-type: none"> <li>When the last bit of data is transmitted with the TDRE bit set to 1.</li> </ul> <p>[Clearing conditions]</p> <ul style="list-style-type: none"> <li>0 is written to this bit after reading 1.</li> <li>Data is written to SSTDR.</li> </ul>
1	RDRF	0	R/(W)*	<p>Receive Data Register Full</p> <p>[Setting condition]</p> <ul style="list-style-type: none"> <li>When serial reception ended normally and the received data is transferred from SSTRSR to SSRDR.</li> </ul> <p>[Clearing conditions]</p> <ul style="list-style-type: none"> <li>When 0 is written to this bit after reading 1.</li> <li>When data is read from SSRDR.</li> </ul>

Note: \* Only 0 can be written to clear the flag.

### (3) Flowchart



### 5.4.4 transmit() Function

#### (1) Module Specifications

**Function:** Transmit processing

**Table 11 Module Specifications**

Item	Type	Variable Name	Description
Argument	unsigned char	trs_data	Transmit data

#### (2) Internal Registers

The internal registers used in this sample task are described below. The setting values in the tables below are used for this task and are different from the initial values.

- SS Status Register (SSMR) Address: H'F0E4


Bit	Bit Name	Setting	R/W	Function
2	TDRE	indefinite	R/(W)*	Transmit Data Empty [Setting condition] <ul style="list-style-type: none"> <li>When the TE bit in SSER is 0.</li> <li>When the data in SSTDR is transferred to SSTRSR, and writing to SSTDR has become possible.</li> </ul> [Clearing conditions] <ul style="list-style-type: none"> <li>When 0 is written to this bit after reading 1.</li> <li>When data is written to SSTDR.</li> </ul>

Note: Only 0 can be written to clear the flag.

- SS Transmit Data Register (SSTDR) Address: H'F0EB

Bit	Bit Name	Setting	R/W	Function
7	bit7	—	R/W	SSTDR is an 8-bit register that stores serial data to be transmitted. SSTDR can be read from or written to by the CPU at any time. When the SSU detects that SSTRSR is empty, it transfers the transmit data stored in SSTDR to SSTRSR to start serial transmission. If the next transmit data has already been written to SSTDR during serial transmission, continuous serial transmission is possible. The initial value of SSTDR is H'00.
6	bit6	—	R/W	
5	bit5	—	R/W	
4	bit4	—	R/W	
3	bit3	—	R/W	
2	bit2	—	R/W	
1	bit1	—	R/W	
0	bit0	—	R/W	

### (3) Flowchart



## 5.4.5 receive() Function

### (1) Module Specifications

Function: Receive processing

**Table 12 Module Specifications**

Item	Type	Variable Name	Description
Argument	None	None	None
Return value	unsigned char	—	Received data

### (2) Internal Registers

The internal registers used in this sample task are described below. The setting values in the tables below are used for this task and are different from the initial values.

- SS Status Register (SSMR) Address: H'F0E4

Bit	Bit Name	Setting	R/W	Function
6	ORER	0	R/(W)*	<b>Overrun Error Flag</b> Indicates that reception has ended abnormally because of an overrun error. SSRDR retains the data received before the overrun error occurs, and the data received after the overrun error will be lost. In addition, subsequent serial reception cannot be continued when this bit is 1. If the MSS bit in SSCRH is 1, serial transmission also cannot be continued. [Setting condition] <ul style="list-style-type: none"> <li>When the next serial reception is completed while RDRF = 1.</li> </ul> [Clearing condition] <ul style="list-style-type: none"> <li>When 0 is written to this bit after reading 1.</li> </ul>

Bit	Bit Name	Setting Value	R/W	Function
1	RDRF	0	R/(W)*	Receive Data Register Full [Setting condition] <ul style="list-style-type: none"> <li>When serial reception ended normally and the received data is transferred from SSTRSR to SSRDR.</li> </ul> [Clearing conditions] <ul style="list-style-type: none"> <li>When 0 is written to this bit after reading 1.</li> <li>When data is read from SSRDR.</li> </ul>


Note: \* Only 0 can be written to clear the flag.

- SS Receive Data Register (SSRDR)

Address: H'F0E9

Bit	Bit Name	Setting	R/W	Function
7	bit7	—	R	SSRDR is an 8-bit register that stores received serial data. When the SSU has received one byte of serial data, it transfers the received serial data from SSTRSR to SSRDR. SSTRSR is then ready to receive the next data. This double-buffered configuration of SSTRSR and SSRDR allows continuous receive operation. SSRDR is a read-only register and cannot be written to by the CPU. The initial value of SSRDR is H'00.
6	bit6	—	R	
5	bit5	—	R	
4	bit4	—	R	
3	bit3	—	R	
2	bit2	—	R	
1	bit1	—	R	
0	bit0	—	R	

### (3) Flowchart



## 5.5 Link Addressing

Section name	Address
CVECT	H'0000
P	H'0100
D,B	H'FB80

### Revision Record

Rev.	Date	Description	
		Page	Summary
1.00	Mar.18.05	—	First edition issued

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.  
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.  
The information described here may contain technical inaccuracies or typographical errors.  
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.  
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.  
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.