To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)
Send any inquiries to http://www.renesas.com/inquiry.
Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.

2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.

4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.

5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.

6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.

7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

“Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

“High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

“Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.

9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.

10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.

12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.
H8/38076R
Watchdog Timer Operation Using System Clock

Introduction
The watchdog timer is operated using the system clock.

Target Device
H8/38076R

Contents

1. Specifications .................................................................................................................. 2
2. Description of Functions ................................................................................................... 3
3. Principles of Operation ...................................................................................................... 6
4. Description of Software ..................................................................................................... 7
1. Specifications

- An internal reset is generated when the timer counter WD (TCWD) of the watchdog timer overflows.
- During normal operation TCWD is reset before it overflows. In this sample task TCWD is reset while performing the job of repeatedly turning an LED connected to pin P93 in port 9 on and off at a set interval.
- If the timing of the TCWD reset is too late to anticipate the overflow, an internal reset is generated. In this sample task an internal reset is generated deliberately by turning on a switch connected to the IRQ0 input pin that extends the job cycle duration.
- In this sample task operation following an internal reset is distinguished from operation following a reset triggered by the RES pin by changing the interval at which the LED flashes.
- A sample connection diagram is shown in figure 1.

![Figure 1 Connection Diagram](image-url)
2. Description of Functions

2.1 Functions Used

In this sample task the watchdog timer is operated using the system clock. A block diagram of the watchdog timer is shown in figure 2. The watchdog timer function is described below.

1. Watchdog Timer Function

This LSI incorporates the watchdog timer (WDT). The WDT is an 8-bit timer that can generate an internal reset signal if a system becomes uncontrolled and prevents the CPU from writing to the timer counter, allowing it to overflow. When this watchdog timer function is not needed, the WDT can be used as an interval timer. In interval timer operation, an interval timer interrupt is generated each time the counter overflows.

- **Timer control/status register WD1 (TCSRWD1)**
  TCSRWD1 performs TCSRWD1 and TCWD write control. TCSRWD1 also controls the watchdog timer operation and indicates the operating state. TCSRWD1 must be rewritten by using the MOV instruction. Bit manipulation instructions cannot be used to change its setting values. In this sample task TCSRWD1 controls the enabling/disabling of write operations to various registers, depending on conditions, and controls the start of count-up operation by the counter.

- **Timer control/status register WD2 (TCSRWD2)**
  TCSRWD2 performs TCSRWD2 write control, mode switching, and interrupt control. TCSRWD2 must be rewritten by using the MOV instruction. Bit manipulation instructions cannot be used to change its setting values. In this sample task TCSRWD2 is used to select watchdog timer mode operation.

- **Timer counter WD (TCWD)**
  Timer counter WD is an 8-bit readable/writable up-counter. When TCWD overflows from H'FF to H'00, an internal reset signal is generated in the watchdog timer mode, the WRST bit in TCSRWD1 is set to 1. The initial value of TCWD is H'00. In this sample task TCWD is reset at regular intervals before overflow occurs.

- **Timer mode register WD (TMWD)**
  TMWD selects the input clock. In this sample task the system clock is selected as the input clock and \( \phi/8,192 \) is used as the division setting.

![Figure 2 Block Diagram of Watchdog Timer](image-url)
2. Watchdog Timer Operation

The watchdog timer is provided with an 8-bit up-counter. To use the counter as a watchdog timer clear the \( \text{WT/IT} \) bit in TCSRWD2 to 0. (Two write accesses are required to write to the \( \text{WT/IT} \) bit.) If 1 is written to the WDON bit and 0 to the B2WI bit simultaneously when the TCSRWE bit in TCSRWD1 is set to 1, TCWD starts counting up. (Two write accesses to TCSRWD1 are required to operate the watchdog timer.) When the TCWD counter value overflows from H'FF an internal reset signal is generated. The internal reset signal is output for a period of 512 \( \phi_{osc} \) clock cycles. TCWD is a writable counter, and when a value is set in TCWD the count-up starts from that value. An overflow period in the range of 1 to 256 input clock cycles can therefore be set according to the TCWD set value. An example of how to calculate the overflow period is shown below.

\[
\text{TCWD overflow period} = \frac{1}{\text{System clock} / 8192} \times (256 - \text{TCWD set value})
\]

- System clock \( \phi \): 10 MHz
- Division: \( 1 / 8192 \)
- TCWD set value: H'00

\[
= 0.8192 \text{ ms} \times (256 - 0) \\
= 209.7 \text{ ms}
\]

3. Usage Note

- Switching between the watchdog timer mode and the interval timer mode
  
  If the mode is switched between the watchdog timer mode and the interval timer mode while WDT is operating, errors could occur. Always halt the WDT (by clearing the WDON bit to 0) before switching the timer mode.

4. Port 9

Port 9 is a general I/O port with pins that function as both external interrupt input pins and PWM output pins.

- Port data register 9 (PDR9)
  
  PDR9 is an 8-bit register that stores data for pins P93 to P90 of port 9. If port 9 is read, the values stored in PDR9 are read directly, regardless of the actual pin states.

- Port control register 9 (PCR9)
  
  PCR9 selects inputs/outputs in bit units for pins to be used as I/O ports of port 9. Setting a PCR9 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the corresponding pin an input pin. The settings in PCR9 and in PDR9 are valid when the corresponding pins are set as I/O ports of port 9. PCR9 is a write-only register. These bits are always read as 1.

- Port mode register 9 (PMR9)
  
  PMR9 controls the selection of functions for port 9 pins.

5. Port B

Port B is an input-only port with pins that function as both interrupt input pins and analog input pins.

- Port mode register B (PMRB)
  
  PMRB controls the selection of functions for port B pins. In this sample task it is used as the \( \text{IRQ0} \) input pin function.

6. Interrupt Controller

The device’s interrupt controller controls the following interrupts.
- Interrupt edge select register (IEGR)
  IEGR selects the sense of an edge that generates interrupt request of the IRQ0 pin.
- Interrupt enable register 1 (IENR1)
  IENR1 enables the IRQ0 interrupt.
- Interrupt request register 1 (IRR1)
  IRR1 indicates the IRQ0 interrupt request status.

2.2 Assignment of Functions

Table 1 shows the assignment of functions in this sample task. The watchdog timer is operated using functions assigned as shown in table 1.

<table>
<thead>
<tr>
<th>Elements</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>TCSRWD1</td>
<td>Starts the WDT, controls enabling of writing initial and reset values to TCWD</td>
</tr>
<tr>
<td>TCRWD2</td>
<td>Sets the watchdog timer mode</td>
</tr>
<tr>
<td>TCWD</td>
<td>Writes initial and reset values for up-counter and overflow interval</td>
</tr>
<tr>
<td>TMWD</td>
<td>Selects the input clock</td>
</tr>
<tr>
<td>PDR9</td>
<td>Stores output data for P93</td>
</tr>
<tr>
<td>PCR9</td>
<td>Sets P93 as an output pin</td>
</tr>
<tr>
<td>P93</td>
<td>Connected to an external LED, which flashes to show the program’s operating status. Changes flash interval when internal reset is generated by overflow</td>
</tr>
<tr>
<td>PMRB</td>
<td>Sets PB0/AN0/IRQ0 pin to IRQ0 input pin function</td>
</tr>
<tr>
<td>IRQ0</td>
<td>Connected to an external switch. The main routine processing time is lengthened when the switch is turned on, causing the watchdog timer to overflow</td>
</tr>
<tr>
<td>IEGR</td>
<td>Detects the falling edge of the IRQ0 pin input signal</td>
</tr>
<tr>
<td>IENR1</td>
<td>Enables IRQ0 interrupt requests</td>
</tr>
<tr>
<td>IRR1</td>
<td>IRQ0 interrupt request flag</td>
</tr>
</tbody>
</table>
3. Principles of Operation

The principles of operation of this sample task are illustrated in figure 3. Using the hardware and software processing shown in figure 3 the internal oscillator is used to operate the watchdog timer.

![Figure 3 Principles of Operation of Watchdog Timer](image)

### 3.1 Interrupt Source

IRQ0 interrupt is requested by an input signal at IRQ0 pin.

Whether IRQ0 is triggered by sensing the rising or falling edge of the input signal can be specified using IEG0 in IEGR.

When the specified edge is input when IRQ0 pin function is selected by PMRB, the corresponding bit in IRR1 is set to 1 and an interrupt request is generated.

Clearing the IEN0 pin in IENR1 to 0 disables the interrupt request to be accepted.

Furthermore, setting the I bit in CCR to 1 masks all interrupts.
4. Description of Software

4.1 Functions

Table 2 shows the functions used in this sample task.

Table 2 List of Functions

<table>
<thead>
<tr>
<th>Function Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>main</td>
<td>Performs initial settings of P93 and IRQ0 pin, sets IRQ0 interrupt, processes LED flashing</td>
</tr>
<tr>
<td>init_wdt</td>
<td>Performs initial setting of WDT, sets TCWD, and starts WDT count</td>
</tr>
<tr>
<td>reinit_wdt</td>
<td>Resets TCWD</td>
</tr>
<tr>
<td>int_irq0</td>
<td>Processes IRQ0 interrupt</td>
</tr>
</tbody>
</table>

4.2 Constants

No constants are used in this sample task.

4.3 RAM Usage

No RAM is used in this sample task.

4.4 Modules

4.4.1 main() Function

1. Module Specifications
   - Initial settings of P93 and IRQ0 pin, IRQ0 interrupt setting, and processing of LED flashing

Table 3 Module Specifications

<table>
<thead>
<tr>
<th>Item</th>
<th>Type</th>
<th>Variable</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Arguments</td>
<td>None</td>
<td>None</td>
<td>None</td>
</tr>
</tbody>
</table>

2. Internal Registers Used
   The internal registers used in this sample task are shown below. The set values shown are those used in the sample task and differ from the initial values.

- PDR9       Port Data Register 9
  Address: H'FFDC

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
</table>
| 3   | P93      | 0         | R/W | If port 9 is read while PCR9 is set to 1 the corresponding value stored in PDR9 is read directly, regardless of the actual pin state. If port 9 is read while PCR9 is cleared to 0 the corresponding pin state is read.
**PCR9**  
Port Control Register 9  
Address: H'FFEC

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>PCR93</td>
<td>1</td>
<td>W</td>
<td>Setting a PCR9 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. The settings in PCR9 and in PDR9 are valid when the corresponding pin is designated as a general I/O pin. PCR9 is a write-only register. This bit is always read as 1.</td>
</tr>
</tbody>
</table>

**PMRB**  
Port Mode Register B  
Address: H'FFCA

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
</table>
| 0   | IRQ0     | 1         | R/W | PB0/AN0/IRQ0 pin function switch  
Selects whether pin PB0/AN0/IRQ0 is used as PB0/AN0 or as IRQ0. |
|     |          |           |     | 1: Functions as IRQ0 input pin |

**IEGR**  
Interrupt Edge Select Register  
Address: H'FFF2

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
</table>
| 0   | IEG0     | 0         | R/W | IRQ0 edge select  
0: Detects the falling edge of the IRQ0 pin input |

**IENR1**  
Interrupt Enable Register 1  
Address: H'FFF3

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
</table>
| 0   | IEN0     | 1         | R/W | IRQ0 interrupt request enable  
IRQ0 interrupt requests are enabled when this bit is set to 1. |

**IRR1**  
Interrupt Request Register 1  
Address: H'FFF6

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
</table>
| 0   | IRR0     | 0         | R/W | IRQ0 interrupt request flag  
[Setting condition]  
When the IRQ0 pin is set as the interrupt input pin and the specified edge is detected  
[Clearing condition]  
When 0 is written to this bit |
3. Flowchart

```
main

SP = H'FF80

CCR I-bit = 1

WRST == 0 ?
  Yes

Hardware reset

No

Reset WDT

cycle = 10

Determine value of WRST bit in TCSRWD1 and set LED flash interval

cycle = 5

cnt = cycle

PCR93 in PCR9 = 1

P93 in PDR9 = 0

IEG0 in IEGR = 0

IRQ0 in PMRB = 1

Clear IRRI0 in IRR1 to 0

Set IEN0 in IENR1 to 1

Clear swonf to 0

init_wdt (H'00)

CCR I-bit = 0

i = H'FFFF

Assign value of H'FFFF to i variable

No

swonf == 0 ?
  Yes

i --

Decrement value of i variable

No

Yes

i > 0 ?

--
cnt == 0 ?

Decrement value of cnt variable, compare with 0

Yes

P93 in PDR9 = ~P93

Invert output of P93

Yes

cnt = cycle

Assign value of cnt variable to variable cycle

reinit_wdt (H'00)

Pass H'00 to WDT reinitialize routine as argument
```

---

Set stack pointer to H'FF80 using
#pragma entry main (SP = H'FF80)

Set I bit in CCR to 1 to disable interrupts

Determine value of WRST bit in TCSRWD1 and set LED flash interval

Assign value of variable cycle to variable cnt

Set P93 as output pin

Set P93 output to low level

Detect falling edge of IRQ0 signal input

Set PB0/AN0/IRQ0 pin as IRQ0 input pin

Clear IRQ0 interrupt request flag

Enable IRQ0 interrupt requests

Clear switch on flag

Pass H'00 to WDT initialize routine as argument

Clear I bit in CCR to 0 to enable interrupts

Assign value of H'FFFF to i variable

Determine if IRQ0 interrupt is valid or not

Decrement value of i variable

Decrement value of cnt variable, compare with 0

Invert output of P93

Assign value of cnt variable to variable cycle

Pass H'00 to WDT reinitialize routine as argument
4.4.2 init_wdt() Function

1. Module Specifications
   • Initial setting of WDT, TCWD setting, and WDT count start

Table 4 Module Specifications

<table>
<thead>
<tr>
<th>Item</th>
<th>Type</th>
<th>Variable</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Arguments</td>
<td>unsigned char</td>
<td>tc</td>
<td>Initial set value for TCWD. H'00 in this sample task.</td>
</tr>
<tr>
<td>Return value</td>
<td>None</td>
<td>None</td>
<td>None</td>
</tr>
</tbody>
</table>
2. Internal Registers Used

The internal registers used in this sample task are shown below. The set values shown are those used in the sample task and differ from the initial values.

- **TCSRWD1**  
  Timer Control/Status Register WD1  
  Address: H'FFB1

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7   | B6WI     | 0         | R/W | Bit 6 Write Disable  
  Bit 6 of the register can be written only when the write value for this bit is 0. This bit is always read as 1. |
| 6   | TCWE     | 1         | R/W | Timer Counter WD Write Enable  
  TCWD can be written when this bit is set to 1. When writing data to this bit the write value for bit 7 must be 0. |
| 5   | B4WI     | 0         | R/W | Bit 4 Write Disable  
  Bit 4 of the register can be written only when the write value for this bit is 0. This bit is always read as 1. |
| 4   | TCSRWE   | 1         | R/W | Timer Control/Status Register WD Write Enable  
  Writing to bits 2 and 0 of the register is enabled when this bit is set to 1. When writing data to this bit the write value for bit 5 must be 0. |
| 3   | B2WI     | 0         | R/W | Bit 2 Write Disable  
  Bit 2 of the register can be written only when the write value for this bit is 0. This bit is always read as 1. |
| 2   | WDON     | 1         | R/W | Watchdog Timer On  
  TCWD starts counting up when this bit is set to 1 and halts when it is cleared to 0.  
  **[Clearing conditions]**  
  - Reset  
  - When 0 is written to the B2WI bit and 0 to the WDON bit while the TCSRWE bit is 1  
  **[Setting condition]**  
  - When 1 is written to the B2WI bit and 0 to the WDON bit while the TCSRWE bit is 1 |
| 1   | B0WI     | 0         | R/W | Bit 0 Write Disable  
  Bit 0 of the register can be written only when the write value for this bit is 0. This bit is always read as 1. |
| 0   | WRST     | 0         | R/W | Watchdog Timer Reset  
  **[Clearing conditions]**  
  - Reset by RES pin  
  - When 0 is written to the B0WI bit and 0 to the WRST bit while the TCSRWE bit is 1  
  **[Setting condition]**  
  - When TCWD overflows and an internal reset signal is generated |
### TCSRWD2 Timer Control/Status Register WD2

Address: H'FFB2

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7   | OVF      | 0         | R/W | Overflow flag  
Indicates that TCWD has overflowed (changed from H'FF to H'00).  
[Setting condition]  
When TCWD overflows (changes from H'FF to H'00)  
However, when internal reset request generation is selected in the watchdog timer mode, this bit is cleared automatically by an internal reset after it has been set.  
[Clearing condition]  
When TCSRWD2 is read when OVF = 1, then 0 is written to OVF*4 |
| 6   | B5WI     | 0         | R/W | Bit 5 Write Disable  
Bit 5 of the register can be written only when the write value for this bit is 0. This bit is always read as 1. |
| 5   | WT/IT    | 0         | R/W | Timer Mode Select  
Selects whether the WDT is used as a watchdog timer or interval timer.  
0: Watchdog timer mode  
1: Interval timer mode |
| 4   | B3WI     | 0         | R/W | Bit 3 Write Disable  
Bit 3 of the register can be written only when the write value for this bit is 0. This bit is always read as 1. |
| 3   | IEOVF    | 0         | R/W | Overflow Interrupt Enable  
Enables or disables overflow interrupt requests in the interval timer mode.  
0: Disables an overflow interrupt  
1: Enables an overflow interrupt |

2-0 — All 1 — Reserved  
These bits are always read as 1.

**Notes:**  
1. Only 0 can be written to clear the flag.  
2. Write operation is necessary because this bit controls data writing to another bit. This bit is always read as 1.  
3. Writing is possible only when the write conditions are satisfied.  
4. In the subactive mode, clear this flag after setting the CKS3 to CKS0 bits in TMWD to B'0XXX (internal oscillator).

### TCWD Timer Counter WD

Address: H'FFB3

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>TCW7</td>
<td>0</td>
<td>R/W</td>
<td>TCWD is an 8-bit readable/writable up-counter.</td>
</tr>
<tr>
<td>6</td>
<td>TCW6</td>
<td>0</td>
<td>R/W</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>TCW5</td>
<td>0</td>
<td>R/W</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>TCW4</td>
<td>0</td>
<td>R/W</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>TCW3</td>
<td>0</td>
<td>R/W</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>TCW2</td>
<td>0</td>
<td>R/W</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>TCW1</td>
<td>0</td>
<td>R/W</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>TCW0</td>
<td>0</td>
<td>R/W</td>
<td></td>
</tr>
</tbody>
</table>
Watchdog Timer Operation Using System Clock

Address: H'FFB0

---

**Bit** | **Bit Name** | **Set Value** | **R/W** | **Description**
--- | --- | --- | --- | ---
7-4 | — | All 1 | — | These bits are reserved. They are always read as 1.
3 | CKS3 | 1 | R/W | Clock select 3 to 0
2 | CKS2 | 1 | R/W | Select the clock to be input to TCWD.
1 | CKS1 | 1 | R/W | 1000: Internal clock: counts on $\phi/64$
0 | CKS0 | 1 | R/W | 1001: Internal clock: counts on $\phi/128$
 | | | | 1010: Internal clock: counts on $\phi/256$
 | | | | 1011: Internal clock: counts on $\phi/512$
 | | | | 1100: Internal clock: counts on $\phi/1,024$
 | | | | 1101: Internal clock: counts on $\phi/2,048$
 | | | | 1110: Internal clock: counts on $\phi/4,096$
 | | | | 1111: Internal clock: counts on $\phi/8,192$
 | | | | 0XXX: Internal oscillator: counts on $R_{OSC}/2,048$

For details on the internal oscillator overflow periods, see section 24, Electrical Characteristics, in the Hardware Manual.

In the active (medium-speed) mode or the sleep (medium-speed) mode, the setting of B'0XXX and the interval timer mode is disabled.

---

**3. Flowchart**

[Flowchart image]

---

**4.4.3 reinit_wdt() Function**

1. Module Specifications

- Resets TCWD

**Table 5 Module Specifications**

<table>
<thead>
<tr>
<th>Item</th>
<th>Type</th>
<th>Variable</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Arguments</td>
<td>unsigned char</td>
<td>tc</td>
<td>Set value for TCWD. H'00 in this sample task.</td>
</tr>
<tr>
<td>Return value</td>
<td>None</td>
<td>None</td>
<td>None</td>
</tr>
</tbody>
</table>
2. Internal Registers Used

The internal registers used in this sample task are shown below. The set values shown are those used in the sample task and differ from the initial values.

- **TCSRWD1**  
  Timer Control/Status Register WD1  
  Address: H'FFB1

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7   | B6WI     | 0         | R/W | Bit 6 Write Disable  
  Bit 6 of the register can be written only when the write value for this bit is 0. This bit is always read as 1. |
| 6   | TCWE     | 1         | R/W | Timer Counter WD Write Enable  
  TCWD can be written when this bit is set to 1. When writing data to this bit the write value for bit 7 must be 0. |
| 5   | B4WI     | 0         | R/W | Bit 4 Write Disable  
  Bit 4 of the register can be written only when the write value for this bit is 0. This bit is always read as 1. |
| 4   | TCSRWE   | 1         | R/W | Timer Control/Status Register WD Write Enable  
  Bits 2 and 0 of the register can be written when this bit is set to 1. When writing data to this bit the write value for bit 5 must be 0. |
| 3   | B2WI     | 0         | R/W | Bit 2 Write Disable  
  Bit 2 of the register can be written only when the write value for this bit is 0. This bit is always read as 1. |
| 2   | WDON     | 1         | R/W | Watchdog Timer On  
  TCWD starts counting up when this bit is set to 1 and halts when it is cleared to 0.  
  [Clearing conditions]  
  - Reset  
  - When 0 is written to the B2WI bit and 0 to the WDON bit while the TCSRWE bit is 1  
  [Setting condition]  
  - When 1 is written to the B2WI bit and 0 to the WDON bit while the TCSRWE bit is 1 |
| 1   | B0WI     | 0         | R/W | Bit 0 Write Disable  
  Bit 0 of the register can be written only when the write value for this bit is 0. This bit is always read as 1. |
| 0   | WRST     | 0         | R/W | Watchdog Timer Reset  
  [Clearing conditions]  
  - Reset by RES pin  
  - When 0 is written to the B0WI bit and 0 to the WRST bit while the TCSRWE bit is 1  
  [Setting condition]  
  - When TCWD overflows and an internal reset signal is generated |
### TCWD

**Timer Counter WD**

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>TCW7</td>
<td>0</td>
<td>R/W</td>
<td>TCWD is an 8-bit readable/writable up-counter.</td>
</tr>
<tr>
<td>6</td>
<td>TCW6</td>
<td>0</td>
<td>R/W</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>TCW5</td>
<td>0</td>
<td>R/W</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>TCW4</td>
<td>0</td>
<td>R/W</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>TCW3</td>
<td>0</td>
<td>R/W</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>TCW2</td>
<td>0</td>
<td>R/W</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>TCW1</td>
<td>0</td>
<td>R/W</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>TCW0</td>
<td>0</td>
<td>R/W</td>
<td></td>
</tr>
</tbody>
</table>

3. Flowchart

```
reinit_wdt

TCSRWD1 = H'6E  ----- Enable writing to TCWD
TCWD = tc  ----- Reset TCWD with tc (H'00) argument
TCSRWD1 = H'2E  ----- Disable writing to TCWD
RTE
```
4.4.4  int_irq() Function

1. Module Specifications
   • IRQ0 interrupt processing

Table 6  Module Specifications

<table>
<thead>
<tr>
<th>Item</th>
<th>Type</th>
<th>Variable</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Arguments</td>
<td>None</td>
<td>None</td>
<td>None</td>
</tr>
</tbody>
</table>

2. Internal Registers Used
   The internal registers used in this sample task are shown below. The set values shown are those used in the sample task and differ from the initial values.

   • IRR1  Interrupt Request Register 1  Address: H'FFF6

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>IRR10</td>
<td>0</td>
<td>R/W</td>
<td>IRQ0 Interrupt Request Flag</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>[Setting condition]</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>When the IRQ0 pin is set as an interrupt input pin and the specified edge is detected</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>[Clearing condition]</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>When 0 is written to this bit</td>
</tr>
</tbody>
</table>

3. Flowchart

   ![Flowchart Diagram]

4.5  Link Address Specifications

<table>
<thead>
<tr>
<th>Section Name</th>
<th>Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>CVECT</td>
<td>H'0000</td>
</tr>
<tr>
<td>P</td>
<td>H'0100</td>
</tr>
</tbody>
</table>
## Revision Record

<table>
<thead>
<tr>
<th>Rev.</th>
<th>Date</th>
<th>Page</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.00</td>
<td>Mar.18.05</td>
<td>—</td>
<td>First edition issued</td>
</tr>
</tbody>
</table>
Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.