To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)
Send any inquiries to http://www.renesas.com/inquiry.
Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.

2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.

4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.

5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.

6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.

7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

   “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

   “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

   “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.

9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.

10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.

12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.
H8/300H SLP Series
Infrared Communication Using IrDA

Introduction
IrDA communication is performed using the encoding and decoding functions of serial communication interface 3 channel 1 (SCI3_1).

Target Device
H8/38076R

Contents
1. Specifications ........................................................................................................... 2
2. Functions Used......................................................................................................... 2
3. Principles of Operation ............................................................................................ 8
4. Description of Software .......................................................................................... 10
5. Flowcharts ............................................................................................................ 15
1. Specifications

1. Four bytes of data are transmitted and received using the IrDA communication function.
2. Communication data format settings are an 8-bit data length and a 1-bit stop bit length.
3. The bit rate is set to 9600 (bits/s).
4. Transmit data is output from the IrTxD pin as an encoded waveform compliant with IrDA Standard Version 1.0.
5. Receive data is input to the IrRxD pin as a decoded waveform compliant with IrDA Standard Version 1.0.

![IrDA Communication Diagram]

Figure 1   IrDA Communication

2. Functions Used

2.1 IrDA Function

In this sample task, the encoding and decoding functions of serial communication interface 3 channel 1 (SCI3_1) is used to output a transmit waveform and input a receive waveform compliant with IrDA Standard Version 1.0. A block diagram of serial communication interface 3 is shown in figure 1. The functions used are explained below.

- IrDA communication is performed in the asynchronous mode. In the asynchronous mode, serial data communication is carried out with synchronization performed on a character-by-character basis.
- Independent transmitting and receiving units are provided, enabling transmission and reception to be performed simultaneously. Both the transmitting unit and the receiving unit have a double-buffer structure, allowing continuous transmission and continuous reception.
- Any bit rate can be selected with an internal baud rate generator.
- An internal clock or external clock can be selected as the transmit/receive clock.
- There are six interrupt sources: transmit end, transmit data empty, receive data full, overflow error, framing error, and parity error.
• Receive shift register (RSR)
  The register for receiving serial data. Serial data input from the IrRxD pin is decoded as a UART frame, set in RSR in the order of reception, starting with the LSB (bit 0), and converted to parallel data. When one byte of data has been received, the data is automatically transferred to RDR. The CPU cannot read or write to RSR directly.

• Receive data register (RDR)
  An 8-bit register that stores received serial data. When reception of one byte of data ends, the received data is transferred from RSR to RDR and the receive operation is completed. RSR is then able to receive. As RSR and RDR have a double-buffer configuration, continuous reception can be carried out. RDR is a receive-only register, and cannot be written to by the CPU.

• Transmit shift register (TSR)
  The register for transmitting serial data. Serial data transmission is performed by first transferring transmit data from TDR to TSR, outputting it in order starting with the LSB (bit 0), and encoding it as an IR frame that is output from the IrTxD pin. When one byte of data is transmitted, the next transmit data is automatically transferred from TDR to TSR, and transmission is started. However, data transfer from TDR to TSR is not performed if data has not been written to TDR (if 1 is set in TDRE). The CPU cannot read or write to TSR directly.

• Transmit data register (TDR)
  An 8-bit register that stores transmit data. When the TSR empty state is detected, transmit data written to TDR is transferred to TSR, and serial data transmission is started. Continuous transmission is possible by writing the next transmit data to TDR during transmission of the serial data in TSR. TDR can be read or written to by the CPU at any time.

• Serial mode register (SMR)
  An 8-bit register for selecting serial communication format settings and the clock source of the baud rate generator. SMR can be read or written to by the CPU at any time.

• Serial control register (SCR)
  An 8-bit register that enables or disables transmission or reception, clock output in the asynchronous mode, and interrupt requests, and selects clock for transmission or reception. SCR can be read or written to by the CPU at any time.

• Serial status register (SSR)
  An 8-bit register containing status flags indicating the operating state of SCI3 and multiprocessor bits for transfer. SSR can be read or written to by the CPU at any time, but 1 cannot be written to TDRE, RDRF, OER, PER, or FER. Also, to clear these bits by writing 0, it is first necessary to read 1. TEND and MPBR are read-only bits, and cannot be written to.

• Bit rate register (BRR)
  An 8-bit register used to set the transmit/receive bit rate together with the baud rate generator operating clock selected with CKS1 and CKS0 of SMR. BRR can be read or written to by the CPU at any time.

• Serial port control register (SPCR)
  An 8-bit register that controls the P42/TXD31 pin. In this task, the P42/TXD31 pin is set as the TXD31 output pin, and a setting is made so that TXD31 pin output data is not inverted. When this pin is used as the IrTxD pin, the IrE bit must be set to 1 in the IrDA control register (IrCR).

• IrDA control register (IrCR)
  Comprises a bit that sets SCI3 I/O pins as normal SCI pins or IrDA pins, and bits that set the high pulse width in IrDA output pulse encoding.
Figure 2  Block Diagram of SCI
Examples of BRR settings in the asynchronous mode are shown in table 1. Table 1 shows values for the active (high-speed) mode when OSC is 10 MHz.

### Table 1  Examples of Bit Rates and BRR Settings (Asynchronous Mode)

<table>
<thead>
<tr>
<th>R (Bit Rate (bits/s))</th>
<th>110</th>
<th>150</th>
<th>200</th>
<th>250</th>
<th>1200</th>
<th>2400</th>
<th>31250</th>
</tr>
</thead>
<tbody>
<tr>
<td>n</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>N</td>
<td>177</td>
<td>129</td>
<td>97</td>
<td>77</td>
<td>15</td>
<td>129</td>
<td>9</td>
</tr>
<tr>
<td>Error (%)</td>
<td>-0.25</td>
<td>0.16</td>
<td>-0.35</td>
<td>0.16</td>
<td>1.73</td>
<td>0.16</td>
<td>0</td>
</tr>
</tbody>
</table>

Notes:
1. Settings with an error of 1% or less are recommended.
2. The BRR setting is calculated as follows.

\[
N = \frac{\text{OSC}}{32 \times 2^n \times B} - 1
\]

\[
\text{Error } (\%) = \frac{B \text{ (Bit rate found from } n, N, \text{ OSC)} - R \text{ (Bit rate in table 1)}}{R \text{ (Bit rate in table 1)}} \times 100
\]

- B: Bit rate (bits/s)
- N: BRR setting for baud rate generator (0 ≤ N ≤ 255)
- OSC: \(\phi_{\text{OSC}}\) value (Hz)
- n: Baud rate generator input clock no. (n = 0, 1, 2)

The relationship between n and the clock is shown in table 2.

### Table 2  Relationship Between n and Clock

<table>
<thead>
<tr>
<th>n</th>
<th>Clock</th>
<th>CKS1</th>
<th>CKS0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>(\phi)</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>(\phi/2), (\phi)</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>(\phi/16)</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>(\phi/64)</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

3. The maximum bit rate (asynchronous mode) when OSC is 10 MHz is 38400 (bits/s). The settings are for the case where \(n = 0\) and \(N = 7\).

- The asynchronous mode is a serial communication mode in which characters in which a start bit indicating the start of communication and a stop bit indicating the end of communication are added to data and are transmitted and received, and synchronization is performed on a character-by-character basis.
- In SCI3 the transmitting unit and receiving unit are independent, enabling full-duplex communication to be carried out. Both the transmitting unit and the receiving unit have a double-buffer structure, allowing continuous transmission/reception to be performed by writing data during transmission and reading data during reception.
- In IrDA communication, transmission is performed by encoding an asynchronous mode UART frame and converting it to an IR frame, and reception is performed by converting an IR frame to a UART frame. The relationship between a UART frame and IR frame is shown in figure 4.
- The encoder outputs a high pulse of 3/16 the bit rate (1 bit width period) when UART frame serial data is 0, and does not output a pulse when serial data is 1.
• The decoder outputs serial data of “0” when a high pulse is detected in a UART frame, and outputs data “1” when there is no pulse during a 1-bit period.

• There are a total of six SCI3 interrupt sources — transmit end, transmit data empty, receive data full, and three kinds of receive error (overflow error, framing error, and parity error) — to which a common vector address is assigned.

• Interrupt requests are enabled or disabled by TIE and RIE of SCR.

• When TDRE is set to 1 in SSR, a TXI (transmit data empty interrupt) is generated. When TEND is set to 1 of SSR, a TEI (transmit end interrupt) is generated. These two interrupts are generated when transmitting.

• The initial state of TDRE of SSR is 1. Therefore, if TIE is set to 1 in SCR, enabling a transmit data empty interrupt request (TXI), before transmit data is transferred to TDR, TXI will be generated even though transmit data has not been prepared.

• The initial value of TEND of SSR is 1. Therefore, if TEIE is set to 1 in SSR, enabling a transmit end interrupt request (TEI), before transmit data is transferred to TDR, TEI will be generated even though transmit data is not transmitted.

• Performing processing to transfer transmit data to TDR in an interrupt processing routine enables these interrupts to be used effectively. Also, the generation of these interrupts (TXI and TEI) can be prevented by setting the enable bits (TIE and TEIE) for these interrupt requests to 1 after transmit data has been transferred to TDR.

• When RDRF is set to 1 in SSR, an RXI (receive data full interrupt) is generated. When OER, PER, or FER is set to 1, an ERI (receive error interrupt) is generated. These two interrupts are generated when receiving.

![Fig.3 IrDA Communication Format]
2.2 Assignment of Functions

Table 3 shows the assignment of functions in this sample task. IrDA communication is performed using functions assigned as shown in table 3.

<table>
<thead>
<tr>
<th>Elements</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>TSR_1</td>
<td>Register for transmitting serial data</td>
</tr>
<tr>
<td>TDR_1</td>
<td>Register that stores transmit data</td>
</tr>
<tr>
<td>SMR_1</td>
<td>Serial data communication format and baud rate generator clock source setting</td>
</tr>
<tr>
<td>SSR_1</td>
<td>Status flags indicating SCI3 operating status</td>
</tr>
<tr>
<td>BRR_1</td>
<td>Sets transmit/receive bit rate</td>
</tr>
<tr>
<td>RSR_1</td>
<td>Register for receiving serial data</td>
</tr>
<tr>
<td>RDR_1</td>
<td>Register that stores receive data</td>
</tr>
<tr>
<td>SPCR</td>
<td>TXD31, RXD31 pin function setting</td>
</tr>
<tr>
<td>IrCR</td>
<td>IrTXD, IrRXD pin setting, high pulse width setting</td>
</tr>
<tr>
<td>SCR_1</td>
<td>Transmission/reception and interrupt control, transmit/receive clock source selection</td>
</tr>
<tr>
<td>IrTXD</td>
<td>IrDA output pin</td>
</tr>
<tr>
<td>IrRXD</td>
<td>IrDA input pin</td>
</tr>
</tbody>
</table>
3. Principles of Operation

3.1 Transmit Operation

The principles of a transmit operation are illustrated in figure 4. IrDA transmission is performed using the hardware and software processing shown in figure 4.

- In this sample task, a transmit operation is started when PB0 becomes 0 after completion of initial settings. Four bytes of data (H'00, H'55, H'AA, and H'FF) are transmitted.
3.2 Receive Operation

The principles of a receive operation are illustrated in figure 5. IrDA reception is performed using the hardware and software processing shown in figure 5.

- In this sample task, a receive operation is performed using receive interrupts. After four bytes of data have been received, receive interrupts are disabled and the receive operation is terminated.

![Figure 5 Principles of IrDA Receive Operation](image-url)

(a) RDR is set to 1
(b) On normal termination of reception, transfer receive data from RSR to RDR

Software Processing

Receive data full interrupt processing

(a) RDRF is cleared to 0
(b) Disable receive interrupts
4. Description of Software

4.1 Modules

Table 4 shows the modules used in this sample task.

<table>
<thead>
<tr>
<th>Function Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>main</td>
<td>Initial settings, SCI3 control, interrupt enabling</td>
</tr>
<tr>
<td>int_recv_sci31</td>
<td>Receive interrupt processing, flag clearing, receive processing, error processing, receive interrupt disabling</td>
</tr>
<tr>
<td>init_sci31</td>
<td>SCI3 initial settings, IrDA setting, reception, transmission, receive interrupt enabling</td>
</tr>
<tr>
<td>trns_sci31</td>
<td>Transmit processing</td>
</tr>
<tr>
<td>stop_sci31</td>
<td>End of communication</td>
</tr>
</tbody>
</table>

4.2 Arguments

The arguments used in this sample task are shown in table 5.

<table>
<thead>
<tr>
<th>Label</th>
<th>Description</th>
<th>Used in</th>
</tr>
</thead>
<tbody>
<tr>
<td>unsigned char *t_ptr</td>
<td>Transmit data pointer</td>
<td>trns_sci31</td>
</tr>
<tr>
<td>unsigned char num</td>
<td>Number of transmit data bytes</td>
<td>trns_sci31</td>
</tr>
</tbody>
</table>

4.3 Internal Registers Used

The internal registers used in this sample task are shown below.

- **SPCR** Serial port control register
  - Address: H'FF91

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>SPC31</td>
<td>1</td>
<td>R/W</td>
<td>P42/TXD31 pin switching</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Selects whether P42/TXD31 pin is to be used as P42 pin or as TXD31 pin.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1: Functions as TXD31 output pin</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>After setting this bit to 1, set the TE bit in SCR.</td>
</tr>
</tbody>
</table>
### SMR3_1  Serial mode register 3_1  Address: H'FF98

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7   | COM      | 0         | R/W | Communication mode  
|     |          |           |     | 0: Operates in the asynchronous mode |
| 6   | CHR      | 0         | R/W | Character length (valid only in asynchronous mode)  
|     |          |           |     | 0: Transmission/reception performed using 8-bit data length format |
| 5   | PE       | 0         | R/W | Parity enable (valid only in the asynchronous mode)  
|     |          |           |     | When this bit is set to 1, a parity bit is added when transmitting and a parity check is carried out when receiving. |
| 4   | PM       | 0         | R/W | Parity mode (valid only in the asynchronous mode when PE = 1)  
|     |          |           |     | 0: Transmission/reception performed using even parity  
|     |          |           |     | 1: Transmission/reception performed using odd parity |
| 3   | STOP     | 0         | R/W | Stop bit length (valid only in asynchronous mode)  
|     |          |           |     | Selects the number of stop bits when transmitting.  
|     |          |           |     | 0: 1 stop bit  
|     |          |           |     | 1: 2 stop bits  
|     |          |           |     | During reception, only the first stop bit is checked regardless of the setting of this bit, and if the second bit is 0 it is regarded as the start bit of the next transmit character. |
| 2   | MP       | 0         | R/W | Multiprocessor bit  
|     |          |           |     | 0: Multiprocessor communication function disabled  
|     |          |           |     | 1: Multiprocessor communication function enabled |
| 1   | CKS1     | 0         | R/W | Clock select 1, 0 |
| 0   | CKS0     | 0         | R/W | Select the clock source of the internal baud rate generator.  
|     |          |           |     | CKS1 = 0, CKS0 = 0: φ clock (n = 0) |

### BRR3_1  Bit rate register 3_1  Address: H'FF99

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>Bit 7</td>
<td>0</td>
<td>R/W</td>
<td>Bit rate register 3_1</td>
</tr>
<tr>
<td>6</td>
<td>Bit 6</td>
<td>0</td>
<td>R/W</td>
<td>8-bit readable/writable register used to set the bit rate.</td>
</tr>
<tr>
<td>5</td>
<td>Bit 5</td>
<td>1</td>
<td>R/W</td>
<td>Note: Set value: H'20</td>
</tr>
<tr>
<td>4</td>
<td>Bit 4</td>
<td>0</td>
<td>R/W</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>Bit 3</td>
<td>0</td>
<td>R/W</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>Bit 2</td>
<td>0</td>
<td>R/W</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>Bit 1</td>
<td>0</td>
<td>R/W</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>Bit 0</td>
<td>0</td>
<td>R/W</td>
<td></td>
</tr>
</tbody>
</table>
• **SCR3_1**  Serial control register 3_1  Address: H'FF9A

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>RIE</td>
<td>1</td>
<td>R/W</td>
<td>Receive interrupt enable</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1: RXI and ERI interrupt requests enabled</td>
</tr>
<tr>
<td>5</td>
<td>TE</td>
<td>1</td>
<td>R/W</td>
<td>Transmit enable</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1: Transmit operation enabled</td>
</tr>
<tr>
<td>4</td>
<td>RE</td>
<td>1</td>
<td>R/W</td>
<td>Receive enable</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1: Receive operation enabled</td>
</tr>
<tr>
<td>1</td>
<td>CKE1</td>
<td>0</td>
<td>R/W</td>
<td>Clock enable 1, 0</td>
</tr>
<tr>
<td>0</td>
<td>CKE0</td>
<td>0</td>
<td>R/W</td>
<td>Select the clock source.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>In asynchronous mode:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CKE1 = 0, CKE0 = 0: Internal baud rate generator</td>
</tr>
</tbody>
</table>

• **TDR3_1**  Transmit data register 3_1  Address: H'FF9B

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>Bit 7</td>
<td>—</td>
<td>R/W</td>
<td>Transmit data register 3_1</td>
</tr>
<tr>
<td>6</td>
<td>Bit 6</td>
<td>—</td>
<td>R/W</td>
<td>8-bit register for storing transmit data</td>
</tr>
<tr>
<td>5</td>
<td>Bit 5</td>
<td>—</td>
<td>R/W</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>Bit 4</td>
<td>—</td>
<td>R/W</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>Bit 3</td>
<td>—</td>
<td>R/W</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>Bit 2</td>
<td>—</td>
<td>R/W</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>Bit 1</td>
<td>—</td>
<td>R/W</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>Bit 0</td>
<td>—</td>
<td>R/W</td>
<td></td>
</tr>
</tbody>
</table>
### SSR3_1 Serial status register 3_1
Address: H'FF9C

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>TDRE</td>
<td>—</td>
<td>R/(W)*</td>
<td>Transmit data register empty&lt;br&gt;Indicates presence or absence of transmit data in TDR.&lt;br&gt;[Setting conditions]&lt;br&gt;• When TE in SCR3_1 is 0&lt;br&gt;• When data is transferred from TDR3_1 to TSR3_1&lt;br&gt;[Clearing conditions]&lt;br&gt;• When 0 is written to TDRE after reading 1 from TDRE&lt;br&gt;• When transmit data is written to TDR3_1</td>
</tr>
<tr>
<td>6</td>
<td>RDRF</td>
<td>—</td>
<td>R/(W)*</td>
<td>Receive data register full&lt;br&gt;Indicates presence or absence of transmit data in RDR3_1.&lt;br&gt;[Setting condition]&lt;br&gt;• When reception ends normally and receive data is transferred from RSR3_1 to RDR3_1</td>
</tr>
<tr>
<td>5</td>
<td>OER</td>
<td>0</td>
<td>R/(W)*</td>
<td>Overflow error&lt;br&gt;[Setting condition]&lt;br&gt;• When an overflow error occurs during reception&lt;br&gt;[Clearing condition]&lt;br&gt;• When 0 is written to OER after reading 1 from OER</td>
</tr>
<tr>
<td>4</td>
<td>FER</td>
<td>0</td>
<td>R/(W)*</td>
<td>Framing error&lt;br&gt;[Setting condition]&lt;br&gt;• When a framing error occurs during reception&lt;br&gt;[Clearing condition]&lt;br&gt;• When 0 is written to FER after reading 1 from FER</td>
</tr>
<tr>
<td>2</td>
<td>TEND</td>
<td>0</td>
<td>R</td>
<td>Transmit end&lt;br&gt;[Setting conditions]&lt;br&gt;• When TE in SCR3_1 is 0&lt;br&gt;• When TDRE is 1 when the last transmit character bit is transmitted&lt;br&gt;[Clearing conditions]&lt;br&gt;• When 0 is written to TDRE after reading 1 from TDRE&lt;br&gt;• When transmit data is written to TDR3_1</td>
</tr>
</tbody>
</table>

**Note:** * Only 0 can be written to clear the flag.

### RDR3_1 Receive data register 3_1
Address: H'FF9D

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>Bit 7</td>
<td>—</td>
<td>R</td>
<td>Receive data register 3_1</td>
</tr>
<tr>
<td>6</td>
<td>Bit 6</td>
<td>—</td>
<td>R</td>
<td>8-bit register for storing receive data.</td>
</tr>
<tr>
<td>5</td>
<td>Bit 5</td>
<td>—</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>Bit 4</td>
<td>—</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>Bit 3</td>
<td>—</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>Bit 2</td>
<td>—</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>Bit 1</td>
<td>—</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>Bit 0</td>
<td>—</td>
<td>R</td>
<td></td>
</tr>
</tbody>
</table>

---

* R/W indicates read-only (R) or read/write (W) access. * indicates that only 0 can be written to clear the flag.
**IrDA control register**

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>IrE</td>
<td>1</td>
<td>R/W</td>
<td>IrDA enable</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Sets SCI3 I/O pins as SCI pins or IrDA pins.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1: TXD31/IrTXD or RXD31/IrRXD pin operates as IrTXD or IrRXD pin</td>
</tr>
<tr>
<td>5</td>
<td>TE</td>
<td>1</td>
<td>R/W</td>
<td>Transmit enable</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1: Transmit operation enabled</td>
</tr>
</tbody>
</table>

**Port data register B**

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>PB0</td>
<td>0</td>
<td>R</td>
<td>When PDRB is read the pin states are always returned. However, when a pin for which an analog input channel is selected by CH3 to CH0 in AMR of the A/D converter is read, 0 is returned regardless of the input voltage.</td>
</tr>
</tbody>
</table>

### 4.4 Constants Used

The constants used in this sample task are shown in table 6.

**Table 6 Constants Used**

<table>
<thead>
<tr>
<th>Label</th>
<th>Constant</th>
<th>Description</th>
<th>Used in</th>
</tr>
</thead>
<tbody>
<tr>
<td>DATA_NUM</td>
<td>4</td>
<td>Number of transmit/receive data bytes</td>
<td>main, int_recv_sci31</td>
</tr>
</tbody>
</table>

### 4.5 RAM Usage

Table 7 describes RAM usage in this sample task.

**Table 7 RAM Usage**

<table>
<thead>
<tr>
<th>Label</th>
<th>Description</th>
<th>Amount of Memory Used</th>
<th>Used in</th>
</tr>
</thead>
<tbody>
<tr>
<td>err</td>
<td>Receive error presence/absence</td>
<td>1 byte</td>
<td>main, int_recv_sci31</td>
</tr>
<tr>
<td>cnt</td>
<td>Receive data counter</td>
<td>1 byte</td>
<td>main, int_recv_sci31</td>
</tr>
<tr>
<td>rie_f</td>
<td>Receive interrupt end flag</td>
<td>1 byte</td>
<td>main, int_recv_sci31</td>
</tr>
<tr>
<td>r_buf[ ]</td>
<td>Receive data storage buffer</td>
<td>4 bytes</td>
<td>main, int_recv_sci31</td>
</tr>
</tbody>
</table>
5. Flowcharts

5.1 main

```
main

SP = H'FF80
------ Initialize stack pointer

set_ccr(H'80)
------ CCR I-bit = 1 (interrupts disabled)

err = 0
cnt = 0
rie_f = 0

r_buf [0] = H'00
r_buf [1] = H'00
r_buf [2] = H'00
r_buf [3] = H'00
------ Initialize RAM areas used

t_buf [0] = H'00
 t_buf [1] = H'55
 t_buf [2] = H'AA
 t_buf [3] = H'FF
------ Initialize transmit data

init_sci31()
------ SCI3 initial settings

PB0 = 1?
Yes

trns_sci31( t_buf, DATA_NUM )
------ Transmit processing

set_imask_ccr(0)
------ CCR I-bit = 0 (interrupts enabled)

rie_f = 0?
Yes

End of receive interrupt?
No

stop_sci31()
------ End of SCI3 communication
```

 SCI3 initial settings

 transmit processing

 SCI3 initial settings

 End of SCI3 communication
5.2 int_recv_sci31

- **int_recv_sci31**

  - **OER = 1?**
    - No: err = 1, OER = 0
    - Yes: "Overrun error?"
      - "Set error flag"
    - "Clear OER"

  - **FER = 1?**
    - No: err = 1
    - Yes: "Framing error?"
      - "Set error flag"
    - "Clear FER"

  - **RDRF = 1?**
    - Yes: "Receive data present?"
      - "Store receive data"
    - "r_buf [cnt] = RDR3_1"
    - "cnt++"
    - "err ?"
      - = 1: "Error?"
        - "Error processing"

  - **err or cnt = DATA_NUM?**
    - Yes: "Error?""Reception of 4 bytes completed?"
      - "Set the flag for receive interrupt processing"
    - No: "disable receive interrupts"
      - "RIE = 0"
      - "rie_f = 1"
5.3 int_tci1v

```
init_sci31

TE = 0
RE = 0
---------------- Clear TE and RE

SCR3_1 = H'00
---------------- Select internal baud rate generator

SMR3_1 = H'00

---------------- Transmit/receive format settings

BRR3_1 = 32
---------------- Set bit rate to 9600 bps

i = 0

i < 174?

Yes

i++

---------------- 1-bit interval elapsed?

No

SPC31 = 1
---------------- Select TXD31 pin

IrCR = H'80
---------------- Operation as IrTXD and IrRXD pins

Set B×3/16 as IrDA clock
```

---

Set φ clock as clock source.
OER = 1?
  Yes
  OER = 0
  Clear OER

No
  FER = 1?
    Yes
    FER = 0
    Clear FER

    No
    PER = 1?
      Yes
      PER = 0
      Clear PER

      No
      RDRF = 1?
        Yes
        RDRF = 0
        Clear RDRF

        No
        TE = 1
          Enable transmission

          RE = 1
            Enable reception

          RIE = 1
            Enable receive interrupts

          RTE
5.4 trns_sci31

```
trns_sci31

i = 0

TDRE = 0?
  Yes
    Transmit data register empty?
  No
    TDR3_1 = *t_ptr
        Write transmit data
    i++
    t_ptr++

i < num?
  Yes
    4-byte transmission completed?
  No
    RTE
```
5.5 \textit{stop\_sci31}

- Link Address Specifications

<table>
<thead>
<tr>
<th>Section Name</th>
<th>Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>CV1</td>
<td>H'0000</td>
</tr>
<tr>
<td>CV2</td>
<td>H'004C</td>
</tr>
<tr>
<td>P</td>
<td>H'0100</td>
</tr>
<tr>
<td>B</td>
<td>H'F780</td>
</tr>
</tbody>
</table>
## Revision Record

<table>
<thead>
<tr>
<th>Rev.</th>
<th>Date</th>
<th>Page</th>
<th>Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.00</td>
<td>Sep.16.04</td>
<td>—</td>
<td>First edition issued</td>
</tr>
</tbody>
</table>
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

---

2. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

3. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

4. All information contained in these materials, including product data, diagrams, charts, programs, algorithms, and circuit application examples contained in these materials, represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

5. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

6. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

7. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

8. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

9. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

10. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.