To our customers,

---

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: [http://www.renesas.com](http://www.renesas.com)

---

April 1st, 2010
Renesas Electronics Corporation

---

Issued by: Renesas Electronics Corporation ([http://www.renesas.com](http://www.renesas.com))

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.

2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.

4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.

5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.

6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.

7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

- “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

- “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

- “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.

9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.

10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.

12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.
H8/300H SLP Series

AEC Interval Timer Operation Using the 16-Bit Mode

Introduction
The asynchronous event counter is used as an interval timer in the 16-bit mode to invert port output in fixed cycles. P40 pin output is inverted every overflow cycle (26.2144 ms) of a 16-bit event counter combining event counter H (ECH) and event counter L (ECL).

Target Device
H8/38076R

Contents
1. Specifications ............................................................................................................. 2
2. Functions Used........................................................................................................... 3
3. Principles of Operation .............................................................................................. 6
4. Description of Software ............................................................................................ 7
5. Flowcharts ................................................................................................................. 11
1. Specifications

- The asynchronous event counter is used as an interval timer in the 16-bit mode to invert the P40 pin output every fixed cycle (26.2144 ms), as shown in figure 1.
- A 16-bit event counter is used in which the event counter H (ECH) input clock functions as the event counter L (ECL) overflow signal, and ECH and the ECL is incremented by means of internal clock $\phi/4$.
- P40 pin output is inverted by 16-bit event counter overflow interrupt processing.
- The event input enable interrupt input (IRQAEC) pin is fixed to a high level by hardware.

![Diagram](image)

**Figure 1** Example of AEC Interval Timer Operation in the 16-Bit Mode
2. Functions Used

2.1 16-Bit Mode Asynchronous Event Counter Function

In this sample task, the asynchronous event counter function is used in 16-bit mode to invert the output of the P40 pin at every overflow cycle of the 16-bit event counter using internal clock $\phi/4$. A block diagram of the asynchronous event counter in the 16-bit mode is shown in figure 2. The block diagram of the asynchronous event counter in the 16-bit mode is explained below.

- **System clock ($\phi$)**
  10-MHz clock used as the reference clock for operating the CPU and peripheral function modules

- **Prescaler S (PSS)**
  A 13-bit counter with $\phi$ as input, incremented every cycle

- **Input pin edge select register (AEGSR)**
  Performs event counter PWM operation and selects IRQAEC

- **Event counter control register (ECCR)**
  Selects event counter L (ECL) input clock.

- **Event counter control/status register (ECCSR)**
  Detects event counter H (ECH) overflow, selects event counter usage, enables/disables ECH and ECL input event clock input control, and controls ECH and ECL reset.

- **Event counter H (ECH)**
  Operates as the upper 8-bit up-counter of the 16-bit event counter formed in combination with ECL.

- **Event counter L (ECL)**
  Operates as the lower 8-bit up-counter of the 16-bit event counter formed in combination with ECH.

- **Asynchronous event input L (AEVL) pin**
  Event input pin for input to event counter L (ECL)

- **Event input enable interrupt input (IRQAEC) pin**
  Interrupt enable pin that enables event input

- **Asynchronous event counter interrupt request (IRREC)**
  Interrupt request generated by overflow of 16-bit event counter
Figure 2  Block Diagram of the 16-Bit Mode Asynchronous Event Counter Function
2.2 Assignment of Functions

Table 1 shows the assignment of functions in this sample task. Using functions assigned as shown in table 1, P40 pin output is inverted every 16-bit event counter overflow cycle by means of the 16-bit mode asynchronous event counter function.

Table 1 Assignment of Functions

<table>
<thead>
<tr>
<th>Elements</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AEGSR</td>
<td>Halts event counter PWM operation and selects IRQAEC</td>
</tr>
<tr>
<td>ECCR</td>
<td>Sets internal clock $\phi/4$ as ECL input clock.</td>
</tr>
<tr>
<td>ECCSR</td>
<td>Sets ECH overflow detection, and ECH and ECL as single-channel 16-bit event</td>
</tr>
<tr>
<td></td>
<td>counter, enables ECH and ECL event clock input, and controls ECH and ECL</td>
</tr>
<tr>
<td>ECH</td>
<td>8-bit up-counter using ECL overflow signal as input clock</td>
</tr>
<tr>
<td>ECL</td>
<td>8-bit up-counter using internal clock $\phi/4$ as input clock</td>
</tr>
<tr>
<td>IRQAEC pin</td>
<td>High level is input to enable ECH and ECL event input.</td>
</tr>
<tr>
<td>IRREC</td>
<td>ECH overflow interrupt request, in interrupt processing of which P40 pin</td>
</tr>
<tr>
<td></td>
<td>output is inverted</td>
</tr>
<tr>
<td>IENEC</td>
<td>Enables IRREC interrupt request.</td>
</tr>
<tr>
<td>P40 pin</td>
<td>Output is inverted every ECH overflow interrupt cycle.</td>
</tr>
<tr>
<td>PDR4</td>
<td>Used to set P40 pin output data.</td>
</tr>
<tr>
<td>PCR4</td>
<td>Sets P40 pin to output.</td>
</tr>
</tbody>
</table>
3. Principles of Operation

The principles of operation of this sample task are illustrated in figure 3. By means of the hardware and software processing shown in figure 3, the asynchronous event counter function is used in 16-bit mode to invert the output of the P40 pin every 16-bit event counter overflow cycle.

![Figure 3 Principles of Operation](image-url)
4. Description of Software

4.1 Modules

Table 2 shows the modules used in this sample task.

Table 2 Modules

<table>
<thead>
<tr>
<th>Function Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>main</td>
<td>16-bit mode asynchronous event counter setting, P40 pin output setting, asynchronous event counter interrupt request enabling</td>
</tr>
<tr>
<td>int_aec</td>
<td>Asynchronous event counter interrupt request flag clearing, P40 pin output inversion</td>
</tr>
</tbody>
</table>

4.2 Arguments

No arguments are used in this sample task.

4.3 Internal Registers Used

The internal registers used in this sample task are shown below.

- **AEGSR** Input pin edge select register  
<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
</table>
  | 1   | ECPWME   | 0         | R/W | Event counter PWM enable  
  |     |          |           |     | Controls event counter PWM operation and selects IRQAEC.  
  |     |          |           |     | ECPWME = 0: AEC PWM operation halts and IRQAEC selected |

- **ECCR** Event counter control register  
<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>5</td>
<td>ACKL1</td>
<td>1</td>
<td>R/W</td>
<td>AEC clock select L</td>
</tr>
</tbody>
</table>
  | 4   | ACKL0    | 0         | R/W | Selects clock used by ECL.  
  |     |          |           |     | ACKL1 = 0, ACKL0 = 0: Internal clock φ/4 |
### ECCSR  Event counter control/status register  Address: H'FF95

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7   | OVH      | 0         | R/W*| Counter overflow H  <br> Status flag indicating that ECH has overflowed  
[Setting condition]  
When ECH value changes from H'FF to H'00  
[Clearing condition]  
When 0 is written to OVH after reading 1 from OVH |
| 4   | CH2      | 0         | R/W | Channel select  
Selects how ECH and ECL event counters are used  
CH2 = 0: ECH and ECL used as single-channel 16-bit event counter |
| 3   | CUEH     | 1         | R/W | Count-up enable H  
Enables/disables event clock input to ECH.  
CUEH = 1: ECH event clock input enabled |

**Note:** * Only a 0 write for flag clearing is possible.

### ECCSR  Event counter control/status register  Address: H'FF95

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
</table>
| 2   | CUEL     | 1         | R/W | Count-up enable L  
Enables/disables event clock input to ECL.  
CUEL = 1: ECL event clock input enabled |
| 0   | CRCH     | 1         | R/W | Counter reset control H  
Controls ECH reset.  
CRCH = 1: ECH reset cleared and up-count function enabled |
| 0   | CRCL     | 1         | R/W | Counter reset control L  
Controls ECL reset.  
CRCL = 1: ECL reset cleared and up-count function enabled |

### ECH  Event counter H  Address: H'FF96

ECH is an 8-bit readable up-counter that operates as an independent 8-bit event counter. ECH also operates as the upper 8-bit up-counter of a 16-bit event counter formed in combination with ECL.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>ECH7</td>
<td>0</td>
<td>R</td>
<td>Either the external asynchronous event AEVL pin, φ/2, φ/4, or φ/8, or the overflow signal from lower 8-bit counter ECL can be selected as the input clock source.</td>
</tr>
<tr>
<td>6</td>
<td>ECH6</td>
<td>0</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>ECH5</td>
<td>0</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>ECH4</td>
<td>0</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>ECH3</td>
<td>0</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>ECH2</td>
<td>0</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>ECH1</td>
<td>0</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>ECH0</td>
<td>0</td>
<td>R</td>
<td></td>
</tr>
</tbody>
</table>
• ECL  Event counter L  Address: H'FF97

ECL is an 8-bit readable up-counter that operates as an independent 8-bit event counter. ECL also operates as the lower 8-bit up-counter of a 16-bit event counter formed in combination with ECH.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>ECL7</td>
<td>0</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>ECL6</td>
<td>0</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>ECL5</td>
<td>0</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>ECL4</td>
<td>0</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>ECL3</td>
<td>0</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>ECL2</td>
<td>0</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>ECL1</td>
<td>0</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>ECL0</td>
<td>0</td>
<td>R</td>
<td></td>
</tr>
</tbody>
</table>

Either the external asynchronous event AEVL pin, $\phi_2$, $\phi_4$, or $\phi_8$ can be selected as the input clock source. ECL can be cleared to H'00 by software.

• IRR2  Interrupt flag register 2  Address: H'FFF7

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>IRREC</td>
<td>0</td>
<td>R/W</td>
<td>Asynchronous event counter interrupt request flag</td>
</tr>
</tbody>
</table>

[Setting condition]
When asynchronous event counter overflows

[Clearing condition]
When 0 is written to this bit

• IENR2  Interrupt enable register 2  Address: H'FFF4

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>IENEC</td>
<td>1</td>
<td>R/W</td>
<td>Asynchronous event counter interrupt enable</td>
</tr>
</tbody>
</table>

When this bit is set to 1, asynchronous event counter interrupt requests are enabled.

• PDR4  Port data register 4  Address: H'FFD7

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>P40</td>
<td>0</td>
<td>R/W</td>
<td>Port data register 40</td>
</tr>
</tbody>
</table>

Stores P40 data.
If port 4 is read while PCR4 bits are set to 1, the values stored in PDR4 are read, regardless of the actual pin states. If port 4 is read while PCR4 bits are cleared to 0, the pin states are read.

• PCR4  Port control register 4  Address: H'FFE7

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>PCR40</td>
<td>1</td>
<td>W</td>
<td>Port control register 40</td>
</tr>
</tbody>
</table>

Controls P40 input/output.
P40 is an output pin when PCR40 is set to 1, and an input pin when PCR40 is cleared to 0. PCR40 is a write-only bit. This bit is always read as 1.
4.4 Constants Used

No constants are used in this sample task.

4.5 RAM Usage

No RAM is used in this sample task.
5. Flowcharts

5.1 main

- **main**
  - **SP = H'FF80**
    - Initialize stack pointer
  - **set_ccr(H'80)**
    - CCR I-bit = 1 (disable interrupts)
  - **AEGSR = H'00**
    - AEC initialization
      - Halts AEC PWM operation and select IRQAEC
      - Sets φ/4 as ECL input clock
  - **ECCR = H'20**
    - Uses ECH and ECL as single-channel 16-bit event counter
    - Enables ECH and ECL event clock input
    - Clears ECH and ECL reset and enables up-count function
  - **ECCSR = H'0F**
  - **P40 = 0**
    - P40 initialization
      - Clear P40 data register to 0
      - Set P40 pin to output
  - **PCR4 = H'F9**
  - **OVH = 0**
  - **IRREC = 0**
  - **IENEC = 1**
    - Enable asynchronous event counter interrupts
  - **set_imask_ccr(0)**
    - CCR I-bit = 0 (enable interrupts)
5.2 int_aec

- OVH = 1 ?
  - No: Event counter H (ECH) overflow?
  - Yes: OVH = 0 (Clear counter overflow H)
  - IRREC = 0 (Clear asynchronous event counter interrupt request flag)
  - P40 data inversion
  - RTE

- Link Address Specifications

<table>
<thead>
<tr>
<th>Section Name</th>
<th>Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>CV1</td>
<td>H'0000</td>
</tr>
<tr>
<td>CV2</td>
<td>H'0038</td>
</tr>
<tr>
<td>P</td>
<td>H'0100</td>
</tr>
</tbody>
</table>
## Revision Record

<table>
<thead>
<tr>
<th>Rev.</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.00</td>
<td>Sep.16.04</td>
<td>First edition issued</td>
</tr>
</tbody>
</table>
Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer’s application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party’s rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
   The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
   Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.