# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# SH7720/SH7721 Group

Example of Setting LCD Controller

### Introduction

This application note provides an example of setting the LCD controller (LCDC) incorporated in the SH7720 and SH7721 (hereafter referred to as SH7720).

### **Target Device**

- Microcontroller: SH7720
   Operation frequency: Internal clock: 133 MHz
   Bus clock: 66 MHz
   Peripheral clock: 33 MHz
- Flash memory: 16 MB
- SDRAM:  $32 \text{ MB} \times 2$
- LCD panel interface: TFT color LCD 240 (H) × 320 (V) dots
   C compliler: Renesas Technology SuperH RISC engine family C/C++ compiler package Ver.9.00

#### Preface

The reference program described in this application note has been evaluated on the SH7720 Solution Engine with its initial settings. Check that the settings match.

This application note also makes basic settings for SH7720 peripheral functions as required for execution.

Use this sample program as a technical reference in the development of user software.

#### Contents

1.	Specifications	2
2.	Description of Modules Used	2
3.	Procedure for Specifying Settings	6
4.	Description of Software	9
5.	Flowchart	18
6.	Reference Program	20
7.	Documents for Reference	28



#### 1. Specifications

This sample program displays a sample image on an LCD display by using the SH7720 LCDC.

#### 2. Description of Modules Used

#### 2.1 Overview of the LCDC

The SH7720 incorporates an LCD control function capable of connection to a color TFT/STN, since synchronous DRAM is used for the display buffer (VRAM), drawing processing can be performed directly from the CPU. The LCDC includes a line buffer, and data are read in bursts of bus cycles so that displayed images don't flicker because of other processing.

Item	Description	Remarks
Panel interface	Serial interface method	
LCD type	STN/Dual-STN/TFT	
Panel data format	8, 12, 16, or 18-bit bus width	When connecting the LCDC to a TFT panel with an 18-bit bus, the non- connected lower-order bit lines should be connected to GND or to the lowest bit for which data are output.
Color mode	4, 8, 15, or 16 bpp (bits per pixel)	
Grayscale mode	1, 2, 4, or 6 bpp	
Panel size	16 × 1 to 1024 × 1024 dots	See section 26.4.1 in the SH7720 manual. Note that the actual panel size is limited to the VGA size (approximately) in 16- bpp color mode due to the bus bandwidth of area 3 (used as VRAM) for synchronous DRAM
Color palette	24 bits	16 bits of the 24 bits are valid R: 5/G: 6/B: 5
STN/DSTN panel moderate color display	RGB 8 bits each, 24-bit space modulation FRC	Used to reduce flickers and shadowing of images with control of 65536 colors.
VRAM	Synchronous DRAM (area 3) connected to the CPU also serves as VRAM	Dedicated memory for the display is not necessary
Line buffer	2.4 kB	The display is stable
Signal polarity	Programmable	Supports the inversion of the output signal level
Data format	Capable of setting endian within a byte and selecting packed pixel method	
Hardware rotation mode	Supported	The horizontal width of the panel before rotation must be within 320 pixels
Interrupt	An interrupt can be generated at a user specified position	Used to avoid tearing images
Transfer of data from VRAM to line buffer	LCDC-internal circuit	

#### Table 1Functions of LCDC






Figure 1 Block Diagram of LCDC



#### 2.2 Specifications of LCD Board

This LCD board has a LCD panel (TFT LCD) that can display 16-bit RGB data at QVGA size ( $240 \times 320$ ). SDRAM allocated to area 3 (0X0c000000 to 0X0fffffff) is used as Video RAM for the LCD.

For more details, refer to MS7720RP02\_MJ\_1.0.pdf, the manual for SH7720 Solution Engine.

An example of connecting the LCD panel is provided in figure 2.




Figure 2 Example of Connecting LCD Panel

Data to be displayed are stored from the address specified by the SH7720 on-chip register for the LCD controller (LDSARU) in the order of coordinates, (0, 0), (1, 0) ... (239, 319). The data are then displayed on the LCD panel on the assumption that the top left is the origin (0, 0) and the bottom right is (239, 319).

The front light on the LCD panel can be turned on or off by using the power controller.

For more details, refer to MS7720RP02\_MJ\_1.0.pdf, the manual for the SH7720 Solution Engine.

The sample application employ the SH7720 to display data on a color TFT-LCD panel of QVGA size  $(240 \times 320 \text{ dots})$  in 16-bit colors.



#### Table 2 LCDC registers

Name	Abbr.	Address	Access size
LCDC input clock register	LDICKR	H'A440 0400	16
LCDC module type register	LDMTR	H'A440 0402	16
LCDC data format register	LDDFR	H'A440 0404	16
LCDC scan mode register	LDSMR	H'A440 0406	16
LCDC data fetch start address register for upper display panel	LDSARU	H'A440 0408	32
LCDC data fetch start address register for lower display panel	LDSARL	H'A440 040C	32
LCDC fetch data line address offset register for display panel	LDLAOR	H'A440 0410	16
LCDC palette control register	LDPALCR	H'A440 0412	16
Palette data register 00 to FF	LDPR00 to FF	H'A440 0000 to H'A440 03FC	32
LCDC horizontal character number register	LDHCNR	H'A440 0414	16
LCDC horizontal synchronization signal register	LDHSYNR	H'A440 0416	16
LCDC vertical displayed line number register	LDVDLNR	H'A440 0418	16
LCDC vertical total line number register	LDVTLNR	H'A440 041A	16
LCDC vertical synchronization signal register	LDVSYNR	H'A440 041C	16
LCDC AC modulation signal toggle line number register	LDACLNR	H'A440 041E	16
LCDC interrupt control register	LDILNR	H'A440 0420	16
LCDC power management mode register	LDPMMR	H'A440 0424	16
LCDC power supply sequence period register	LDPSPR	H'A440 0426	16
LCDC control register	LDCNTR	H'A440 0428	16
LCDC memory access interval number register	LDLIRNR	H'A440 0440	16

# RENESAS

#### 3. Procedure for Specifying Settings

#### 3.1 Settings for LCDC Registers

- Switch pins to the LCDC by the PFC.
- Then, initialize the LCDC according to the LCDC panel.

Set the registers to suit the panel synchronization signal and the display area. The number of pixels in the horizontal direction must be specified in character units. A single character is 8 dots. The number in the vertical direction must be specified in horizontally displayed line units. SDRAM connected to area 3 is used as the display buffer (VRAM). Memory other than SDRAM cannot be used as VRAM. Even when the horizontal display width is 240 dots, set the number of horizontal characters (address along the Y axis) to a power of 2. For example, set this to 256 dots for a 240-dot display width.

- Take note of the following when setting the LCDC registers.
  - 1) Use a non-cached area for drawing processing. The LCD controller of the SH7720 only accesses SDRAM in area 3 and does not access the cache.
  - 2) The width of data processed by the SH7720 LCDC is 16 bits. When the LCDC is connected to a LCD module that has a 18-bit digital interface (R, G, B = 6, 6, 6), R, G, and B must be set to 5, 6, and 5, respectively, and the least significant bits of both R and B must be pulled up or down.
  - 3) Since the color mode is specified as 16 bpp (65536 colors) in this sample application and a single dot is 16-bit short type data, an array, unsigned short lcd [320] [256], is used.
- A description and notes on the routine for stopping the LCDC are provided below.

Procedure for stopping access to the VRAM (synchronous DRAM in area 3) which holds the data to be displayed

- 1. Make sure that the LPS1 and LPS0 bits in LDPMMR are 1.
- 2. Set the DON bit in LDCNTR to 0 (display-off mode)
- 3. Make sure that the LPS1 and LPS0 bits in LDPMMR are 0.
- 4. Wait until a single frame has been displayed.

This procedure must be applied before the VRAM enters self-refresh mode, or before standby mode or module standby mode is entered.



#### ISH7720/SH7721 Group Example of Setting LCD Controller




Figure 3 Flow of Setting LCDC Registers (1)



#### ISH7720/SH7721 Group Example of Setting LCD Controller




Figure 4 Flow of Setting LCDC Registers (2)



#### 4. Description of Software

#### 4.1 Descripsion of Modules

Module name	Function name	Description
Main Routione	main	Initializes, clears, and turns on the LCD, starts up the sample program
LCD Initialization	lcd_init	Specifies settings for the LCD, and clears LCDRAM
LCD Dot Data Program	lcd_dot_write	Program that creates dot data from the data for drawing
BSC Set	fmtool_r0k7720.hdc	Specifies settings for SDRAM in area 3

### 4.2 Description of Registers Used

The LCD controller (LCDC) is used to display images on the LCD panel.

Features of this system are as follows:

- Using the sample program provides a quick way of evaluating the LCD controller of the SH7720.
- The sample program supports control transfer for the LCD.



## 4.3 Register Settings for this Program

### Table 3 Settings for LCDC Registers

Register Name	Bit Name	Settings	Address	Setting Value
LDICKR		LCDC Input Clock Register	H'A440 0400	
	ICKSEL1	Input Clock Select	Bit 13	ICKSEL1 = 0
	ICKSEL0	00: Bus clock is selected (Bck)	Bit 12	ICKSEL0 = 0
	DCDR5	Clock Division Ratio	Bit 5	DCDR5 = 0
	DCDR4	Clock Division Ratio: 1/12	Bit 4	DCDR4 = 0
	DCDR3	I/O clock frequency: 5.5 MHz	Bit 3	DCDR3 = 1
	DCDR2		Bit 2	DCDR2 = 1
	DCDR1		Bit 1	DCDR1 = 0
	DCDR0		Bit 0	DCDR0 = 0
LDMTR		LCDC Module Type Register	H'A440 0402	
	FLMPOL	FLM (Vertical Sync Signal) Polarity Select 1: LCD_FLM pulse is low active	Bit 15	FLMPOL = 1
	CL1POL	CL1 (Horizontal Sync Signal) Polarity Select 1: LCD_CL1 pulse is low active	Bit 14	CL1POL = 1
	DISPPOL	DISP (Display Enable) Polarity Select Selects the polarity of the LCD_M_DISP (display enable) for the LCD module. 0: LCD_M_DISP is high active	Bit 13	DISPPOL = 0
	DPOL	Display Data Polarity Select Selects the polarity of the LCD_DATA (display data) for the LCD module. 1: LCD_DATA is high active, transparent-type LCD panel	Bit 12	DPOL = 0
	MCNT	M Signal Control Sets whether or not to output the LCD's current- alternating signal of the LCD module. 0: M (AC line modulation) signal is output	Bit 10	MCNT = 0
	CL1CNT	<ul> <li>CL1 (Horizontal Sync Signal) Control</li> <li>Sets whether or not to enable LCD_CL1 output during the vertical retrace period.</li> <li>0: CL1 is output during vertical retrace period</li> </ul>	Bit 9	CL1CNT = 0
	CL2CNT	<ul> <li>CL2 (Dot Clock of LCD Module) Control</li> <li>Sets whether or not to enable LCD_CL2 output during the vertical and horizontal retrace period.</li> <li>0: CL2 is output during vertical and horizontal retrace period</li> </ul>	Bit 8	CL2CNT = 0
	MIFTYP5	Module Interface Type Select	Bit 5	MIFTYP5 = 1
	MIFTYP4	Set the LCD panel type and data bus width to be	Bit 4	MIFTYP4 = 0
	MIFTYP3	output to the LCD panel.	Bit 3	MIFTYP3 = 1
	MIFTYP2	101011: TFT color 16-bit data bus module	Bit 2	MIFTYP2 = 0
	MIFTYP1		Bit 1	MIFTYP1 = 1
	MIFTYP0		Bit 0	MIFTYP0 = 1



Register Name	Bit Name	Settings	Address	Setting Value
LDDFR		LCDC Data Format Register	H'A440 0404	
	PABD	Byte Data Pixel Alignment Sets the pixel data alignment type in one byte of data. The contents of aligned data per pixel are the same regardless of this bit's setting. For example, data H'05 should be expressed as B'0101 which is the normal style handled by a	Bit 8	PABD = 0
		MOV instruction of the this CPU, and should not be selected between B'0101 and B'1010. 0: Big endian for byte data		
	DSPCOLOR6	Display Color Select	Bit 6	DSPCOLOR6 = 0
	DSPCOLOR5	Set the number of display colors for the display	Bit 5	DSPCOLOR5 = 1
	DSPCOLOR4	0101101: Color, 64k colors (RGB: 565), 16 bpp	Bit 4	DSPCOLOR4 = 0
	DSPCOLOR3		Bit 3	DSPCOLOR3 = 1
	DSPCOLOR2		Bit 2	DSPCOLOR2 = 1
	DSPCOLOR1		Bit 1	DSPCOLOR1 = 0
	DSPCOLOR0		Bit 0	DSPCOLOR0 = 1
LDSMR		LCDC Scan Mode Register	H'A440 0406	
	ROT	Rotation Module Select	Bit 13	ROT = 0
		Selects whether or not to rotate the display by hardware.		
		0: Not rotated	D'L O	A114 4
	AU1	Access Unit Select	Bit 9	AU1 = 1
	AU0	Select access unit of VRAM. This bit is enabled when ROT = 1 (rotate the display). When ROT = 0, 16-burst memory read operation is performed regardless of the AU setting. 10: 16-burst	Bit 8	AU0 = 0
LDSARU		LCDC Start Address Register for Upper Display Data Fetch	H'A440 0408	
	SAU25 to SAU4	Start Address for Upper Display Data Fetch The start address for data fetch of the display data must be set within the synchronous DRAM area of area 3. LDSARU = 0xC3FFFF0	Bit 25 to Bit 4	0xC3FFFFF0
LDSARL		LCDC Start Address Register for Lower Display Data Fetch	H'A440 040C	
	SAL25 to SAL4	Start Address for Lower Panel Display Data Fetch Only for DSTN, the start address for fetching data to be displayed on the lower panel must be set within the synchronous DRAM area of area 3. This setting is not required for STN and TFT. Since a TFT LCD is used in this example, this register is not set.	Bit 25 to Bit 4	



## ISH7720/SH7721 Group Example of Setting LCD Controller

Register Name	Bit Name	Settings	Address	Setting Value
LDLAOR		LCDC Line Address Offset Register for Display Data Fetch	H'A440 0410	
	LAO15 to LAO10	Line Address Offset Should be a power of 2 (512), which is at least as	Bit 15 to Bit 10	LAO15 to LAO10 = 0
	LAO9		Bit 9	LAO9 = 1
	LAO8	$240 \le 2^9 = 512 = H'0200$	Bit 8	LAO8 = 0
	LAO7	_	Bit 7	LAO7 = 0
	LAO6 to LAO0		Bit 6 to Bit 0	LAO6 to LAO0 = 0
LDPALCR		LCDC Palette Control Register	H'A440 0412	
	PALS	Palette State Indicates the access right state of the palette. 0: LCDC uses the palette. Normal display mode. (Initial value)	Bit 4	PALS = 0
	PALEN	Palette Read/Write Enable Requests the access right to the palette. 0: Request for transition to normal display mode (Initial value)	Bit 0	PALEN = 0
LDPR00 to I	_DPRFF	Palette Data Registers 00 to FF	H'A440 0000 to H'A440 03	
	PALDnn23 to PALDnn0	<ul> <li>Palette Data</li> <li>Bits 18 to 16, 9, 8, and 2 to 0 are reserved within each RGB palette and cannot be set. However, these bits can be extended according to the upper bits.</li> <li>Since the palette is not used in this sample application, this register is not set.</li> </ul>	_	_
LDHCNR		LCDC Horizontal Character Number Register	H'A440 0414	
	HDCN7 HDCN6 HDCN5 HDCN4 HDCN3 HDCN2 HDCN1 HDCN0	Horizontal Display Character Number Set the number of horizontal display characters (unit: character = 8 dots). Since the horizontal width is 240 pixels in this sample application, the following setting is applied: HDCN = (Display character number) – 1 = (240 / 8) – 1 = 29 = H'1D	Bit 15 to Bit 8	HDCN7 to HDCN0 = 0x1D
	HTCN7 HTCN6 HTCN5 HTCN4 HTCN3 HTCN2 HTCN1 HTCN0	Horizontal Total Character Number Set the number of total horizontal characters (unit: character = 8 dots). The minimum horizontal retrace period is three characters (24 dots). The horizontal retrace period is set to 10 characters (80 dots) in this sample application. HTCN = $[(240 / 8) - 1] + 10 = 39 = H'27$	Bit 7 to Bit 0	HTCN7 to HTCN0 = 0x27



Register Name	Bit Name	Settings	Address	Setting Value
LDHSYNR		LCDC Horizontal Sync Signal Register	H'A440 0416	
	HSYNW3	Horizontal Sync Signal Width	Bit15 to	HSYNW3 to
	HSYNW2	Set the width of the horizontal sync signals (CL1	Bit 12	HSYNW0
	HSYNW1	and Hsync) (unit: character = 8 dots).		= 0x00
	HSYNW0	HSYNW = (horizontal sync signal width) – 1 = (8dots/8dots/character) – 1 = 0		
	HSYNP7	Horizontal Sync Signal Output Position	Bit 7 to	HSYNP7 to
	HSYNP6	Set the output position of the horizontal sync	Bit 0	HSYNP0
	HSYNP5	signals (unit: character = 8 dots).		= 0x22
	HSYNP4	Must be set to (Horizontal sync signal output position)		
	HSYNP3	-1.		
	HSYNP2	HSYNP = [ (240 / 8) + 5] – 1 = H'22		
	HSYNP1			
	HSYNP0			
LDVDLNR		LCDC Vertical Display Line Number Register	H'A440 0418	
	VDLN10	Vertical Display Line Number	Bit 10 to	VDLN10 to
	VDLN9	Set the number of vertical display lines (unit: line).	Bit 0	VDLN0
	VDLN8	Must be set to (number of display line) – 1.		= 0x13F
	VDLN7	VDLN = 320 – 1 = 319 = H'013F		
	VDLN6			
	VDLN5			
	VDLN4			
	VDLN3			
	VDLN2			
	VDLN1			
	VDLN0			
LDVTLNR		LCDC Vertical Total Line Number Register	H'A440 041A	
	VTLN10	Vertical Total Line Number	Bit 10 to	VTLN10 to
	VTLN9	Set the total number of vertical display lines (unit:	Bit 0	VTLN0
	VTLN8	line). Must be set to (total line number) – 1.		= 0x143
	VTLN7	For the vertical retrace period of 4 lines:		
	VTLN6	VTLN = (320 + 4) - 1 = 323 = H'0143		
	VTLN5	$v + L i v = (320 + 4) - 1 = 323 = \Pi 0143$		
	VTLN4			
	VTLN3			
	VTLN2			
	VTLN1			
	VTLN0			

# RENESAS

Register Name	Bit Name	Settings	Address	Setting Value
LDVSYNR		LCDC Vertical Sync Signal Register	H'A440 041C	
	VSYNW3	Vertical Sync Signal Width	Bit 15 to	VSYNW3 to
	VSYNW2	Set the width of the vertical sync signals (FLM and	Bit 12	VSYNW0
	VSYNW1	Vsync) (unit: line).		= 0x07
	VSYNW0	Must be set to (vertical sync signal width) $-1$ .		
		For the vertical sync signal width of 8 lines: VSYNW = $(8 - 1) = 7 = H'07$		
	VSYNP10	Vertical Sync Signal Output Position	Bit 10 to	VSYNP10 to
	VSYNP9	Set the output position of the vertical sync signals	Bit 0	VSYNP0
	VSYNP8	(FLM and Vsync) (unit: line).		= 0x140
	VSYNP7	Must be set to (vertical sync signal output position) –		
	VSYNP6	2. Since a LCD with 220 lines is used and the retrace		
	VSYNP5	Since a LCD with 320 lines is used and the retrace period is 0 lines in this sample application, the		
	VSYNP4	vertical sync signal is activated at the first line with		
	VSYNP3	VTLN of 319.		
	VSYNP2	For a single display:		
	VSYNP1	$VSYNP = [(1 - 1) + VTLN] \mod (VTLN + 1)$		
	VSYNP0	= [(1 – 1) + 319] mod (319 + 1) = 319 mod 320 = 319 = H'140		
LDACLNR		LCDC AC Modulation Signal Toggle Line Number	H'A440 041E	
	ACLN4	AC Line Number	Bit 4 to	ACLN4 to
	ACLN3	Set the number of lines where the LCD current-	Bit 0	ACLN0
	ACLN2	alternating signal of the LCD module is toggled (unit: line).		= 0x000C
	ACLN1			
	ACLN0	Must be set to (number of toggled lines) – 1 For toggling every 13 lines:		
		ACLN = $13 - 1 = 12 = H'OC$		
LDINTR		LCDC Interrupt Control Register Since this register is not used in this sample application, it is not set.	H'A440 0420	0



Register Name	Bit Name	Settings	Address	Setting Value
LDPMMR		LCDC Power Management Mode Register	H'A440 0424	
	ONC3	LCDC Power-On Sequence Period	Bit 15	ONC3 = 1
	ONC2	Set the period from LCD_VEPWC assertion to	Bit 14	ONC2 = 1
	ONC1	LCD_DON assertion in the power-on sequence of	Bit 13	ONC1 = 1
	ONC0	the LCD module in frame units. Must be set to (period) – 1.	Bit 12	ONC0 = 1
		This period is shown as (c) in figures 26.4 to 26.7 of the hardware manual, Power-Supply Control Sequence and States of the LCD Module. For details on setting this register, see table 26.5, Available Power-Supply Control- Sequence Periods at Typical Frame Rates. (The setting method is common for ONA, ONB, OFFD, OFFE, and OFFF.)		
	OFFD3	LCDC Power-Off Sequence Period	Bit 11	OFFD3 = 1
	OFFD2	Set the period from LCD_DON negation to	Bit 10	OFFD2 = 1
	OFFD1	LCD_VEPWC negation in the power-off sequence	Bit 9	OFFD1 = 1
	OFFD0	of the LCD module in frame units.	Bit 8	OFFD0 = 1
		Must be set to (period) – 1.		
		This period is shown as (d) in figures 26.4 to 26.7 of the hardware manual, Power-Supply Control Sequence and States of the LCD Module.		
	VCPE	LCD_VCPWC Pin Enable	Bit 6	VCPE = 1
		Sets whether or not to enable a power-supply control sequence using the LCD_VCPWC pin.		
		<ol> <li>Enabled: LCD_VCPWC pin output is asserted and negated according to the power-on or power-off sequence</li> </ol>		
	VEPE	LCD_VEPWC Pin Enable	Bit 5	VEPE = 1
		Sets whether or not to enable a power-supply control sequence using the LCD_VEPWC pin.		
		<ol> <li>Enabled: LCD_VEPWC pin output is asserted and negated according to the power-on or power-off sequence</li> </ol>		
	DONE	LCD_DON Pin Enable	Bit 4	DONE = 1
		Sets whether or not to enable a power-supply control sequence using the LCD_DON pin.		
		<ol> <li>Enabled: LCD_DON pin output is asserted and negated according to the power-on or power-off sequence</li> </ol>		
	LPS1	LCD Module Power-Supply Input State	Bit 1	LPS1 = 0
	LPS0	Indicates the power-supply input state of the LCD module when using the power-supply control function.	Bit 0	LPS0 = 0
		00: LCD module power off		



# ISH7720/SH7721 Group Example of Setting LCD Controller

Register Name	Bit Name	Settings	Address	Setting Value
LDPSPR		LCDC Power-Supply Sequence Period Register	H'A440 0426	
	ONA3	LCDC Power-On Sequence Period	Bit 15	ONA3 = 0
	ONA2	Set the period from LCD_VCPWC assertion to	Bit 14	ONA2 = 0
	ONA1	starting output of the display data (LCD_DATA)	Bit 13	ONA1 = 0
	ONA0	and timing signals (LCD_FLM, LCD_CL1, LCD_CL2, and LCD_M_DISP) in the power-on sequence of the LCD module in frame units.	Bit 12	ONA0 = 0
		Must be set to (period) – 1.		
		This period is shown as (a) in figures 26.4 to 26.7 of the hardware manual, Power-Supply Control Sequence and States of the LCD Module.		
	ONB3	LCDC Power-On Sequence Period	Bit 11	ONB3 = 0
	ONB2	Set the period from starting output of the display	Bit 10	ONB2 = 1
	ONB1	data (LCD_DATA) and timing signals (LCD_FLM,	Bit 9	ONB1 = 0
	ONB0	LCD_CL1, LCD_CL2, and LCD_M_DISP) to the LCD_VEPWC assertion in the power-on sequence of the LCD module in frame units.	Bit 8	ONB0 = 1
		Must be set to (period) – 1.		
		This period is shown as (b) in figures 26.4 to 26.7 of the hardware manual, Power-Supply Control Sequence and States of the LCD Module.		
	OFFE3	LCDC Power-Off Sequence Period	Bit 7	OFFE3 = 0
	OFFE2	Set the period from LCD_VEPWC negation to	Bit 6	OFFE2 = 0
	OFFE1	stopping output of the display data (LCD_DATA)	Bit 5	OFFE1 = 0
	OFFE0	and timing signals (LCD_FLM, LCD_CL1, LCD_CL2, and LCD_M_DISP) in the power-off sequence of the LCD module in frame units.	Bit 4	OFFE0 = 0
		Must be set to (period) – 1.		
		This period is shown as (e) in figures 26.4 to 26.7 of the hardware manual, Power-Supply Control Sequence and States of the LCD Module.		
	OFFF3	LCDC Power-Off Sequence Period	Bit 3	OFFF3 = 0
	OFFF2	Set the period from stopping output of the display	Bit 2	OFFF2 = 0
	OFFF1	data (LCD_DATA) and timing signals (LCD_FLM,	Bit 1	OFFF1 = 0
	OFFF0	LCD_CL1, LCD_CL2, and LCD_M_DISP) to LCD_VCPWC negation to in the power-off sequence of the LCD module in frame units. Must be set to (period) – 1.	Bit 0	OFFF0 = 0
		This period is shown as (f) in figures 26.4 to 26.7 of the hardware manual, Power-Supply Control Sequence and States of the LCD Module.		




Register Name	Bit Name	Settings	Address	Setting Value
LDCNTR		LCDC Control Register	H'A440 0428	
	DON2	<ul> <li>Display On 2</li> <li>Specifies the start of the LCDC display operation.</li> <li>0: LCDC is being operated or stopped</li> <li>1: LCDC starts operation</li> <li>When this bit is read, always read as 0. Write 1 to this bit only when starting display. Do not write to this bit for other purposes.</li> </ul>	Bit 4	_
	DON	<ul> <li>Display On</li> <li>Specifies the start and stop of the LCDC display operation.</li> <li>The control sequence state can be checked by referencing the LPS[1:0] of LDPMMR.</li> <li>0: Display-off mode: LCDC is stopped.</li> <li>1: Display-on mode: LCDC operates.</li> </ul>	Bit 0	_
LDLIRNR		LCDC Memory Access Interval Number Register	H'A440 0440	
	LIRN7 to LIRN0	VRAM Read Bus Cycle Interval Specifies the number of the CPU/DMAC/USBH bus cycles, which can be performed during burst bus cycles to read VRAM by LCDC. H'00: one bus cycle	Bit 7 to Bit 0	LIRN7 to LIRN0 = 0




#### 5. Flowchart

#### (1) main Processing




#### (2) LCD Initialization Processing: lcd\_init ()





#### (3) Sample Drawing Processing: sample3 ()





#### 6. Reference Program

1. Sample Program List "main.c" (1)

```
/*""FUNC
* * * * * * * * * * *
* ID
         :
* Module Overview : main function
*_____
     _____
* Declaration : void main( void )
*_____
                      _____
* Description : Program that displays sample images
*
         :
*_____
      : None
* Arguments
*_____
* Return value : None
*_____
_____
* Notes
         :
*
         :
*""FUNC COPMMENT
***/
void main( void )
{
 /* ==== Initialize LCD ==== */
lcd_init();
/* ==== Clear LCD ==== */
lcd_disp_clear( BLUE );
 /* ==== Turn on LCD ==== */
lcd_disp_on(); while( 1 )
ł
 /* ==== Sample drawing processing ==== */
 sample3();
}
}
```



2. Sample Program List "main.c" (2)

```
/*""FUNC
********
* ID
* Module Overview : sample3 function
*_____
_____
* Declaration : void sample3(void)
*_____
_____
* Description : Program that creates images by using the dot function.
           :
*_____
_____
        : None
* Arguments
*_____
_____
* Return value : None
*_____
_____
* Notes
*
           :
           :
*""FUNC COPMMENT
***/
void sample3( void )
{
 LCD DOT dot;
LCD_RECT rect;
int i, ix, iy, dx, dy;
int Rx_size, Ry_size, color;
 color = 0;
    = 60;
dx
dy
    = 80;
 ix
    = /*(XMAX - Rx_size) / 2*/200;
     = /*(YMAX - Ry_size) / 2*/280;
 iy
 /* ==== Specify the start point of dots ==== */
dot.point.p_x = 0;
dot.point.p_y = 0;
dot.Color = Color_Tbl[color];
 lcd_dot_write( dot );
 /* ==== Fill the image every x start point in 7 colors ==== */
for( dot.point.p_x = 0; dot.point.p_x < XMAX ; dot.point.p_x ++ )</pre>
 ł
 if( color == 7){
   color = 0;
 }
 else{
   color++;
 }
```

#### ISH7720/SH7721 Group Example of Setting LCD Controller

# RENESAS

```
/* ==== Set the dot color table ==== */
  dot.Color
                 = Color Tbl[color];
  /* ==== Setting for dot display ==== */
  lcd dot write( dot );
  for( dot.point.p_y = 0; dot.point.p_y < YMAX ; dot.point.p_y ++ )</pre>
  {
      /* ==== Setting for dot display ==== */
     lcd_dot_write( dot );
   }
 }
 /* ==== Fill the image every y start point in 7 colors ==== */
 for( dot.point.p_y = 0; dot.point.p_y < YMAX ; dot.point.p_y ++ )</pre>
 {
  if( color == 7){
     color = 0;
  }
  else{
     color++;
  }
     /* ==== Set the dot color table ==== */
             = Color Tbl[color];
  dot.Color
  /* ==== Setting for dot display ==== */
  lcd dot write( dot );
  for( dot.point.p_x = 0; dot.point.p_x < YMAX ; dot.point.p_x ++ )</pre>
  {
     /* ==== Setting for dot display ==== */
     lcd dot write( dot );
  }
 }
 color = 0;
 dot.Color
              = Color_Tbl[color];
 for( dot.point.p_x = dx; dot.point.p_x < (dx^3); dot.point.p_x + )
 {
  lcd dot write( dot );
  for( dot.point.p_y = dy; dot.point.p_y < (dy*3) ; dot.point.p_y ++ )</pre>
  {
     lcd_dot_write( dot );
   }
 }
}
```



3. Sample Program List "lcd.c" (1)

```
/*""FUNC
* ID
* Module Overview : lcd_init function
*_____
_____
* Declaration : void lcd_init( void )
*_____
_____
* Description : Program that initializes the LCD.
*_____
_____
        : None
* Arguments
*_____
_____
* Return value : None
*_____
_____
* Notes
*
           :
           :
*""FUNC COPMMENT
***/
void lcd_init( void )
{
 set_lcd_port();
 REG_LDCNTR = 0x0000;
               /* disp Off */
 //TFT 240x320
/* data 16bpp(RGB: 5-6-5) */
REG LDDFR = 0 \times 002D;
 REG\_LDSMR = 0x0200;
                /* rotate disable, 16burst */
 REG_LDSARU = VRAM_ST_ADDR & 0x03FFFFF0;
                          /* if TFT or STN, not use */
 REG_LDSARL = VRAM_ST_ADDR & 0x03FFFFF0;
 REG LDLAOR = 0x0200; /* X 256*2 byte */
 REG LDPALCR = 0 \times 0000;
 REG_LDHCNR = 0 \times 1D27;
 REG_LDHSYNR = 0 \times 0022;
 REG_LDVDLNR = 0 \times 013F;
 REG_LDVTLNR = 0 \times 0143;
 REG_LDVSYNR = 0x7140;
 REG LDACLNR = 0 \times 000C;
 REG_LDINTR = 0 \times 0000;
               /* Vsync Interrupt disable */
 REG_LDPMMR = 0 \times FF70;
 REG_LDPSPR = 0 \times 0500;
 REG LDLIRNR = 0 \times 0000;
```



lcd\_disp\_clear(0xffff);

```
4. Sample Program List "lcd.c" (2)
```

}

```
/*""FUNC
* * * * * * * * * * *
* ID
         :
* Module Overview : lcd_dot_write function
*_____
_____
* Declaration : void lcd_dot_write( LCD_DOT data )
*_____
_____
* Description : Program that displays dotted images.
*
         :
*_____
_____
* Arguments
         : None
*_____
_____
* Return value : None
*------
_____
* Notes
*
         :
*
         :
*""FUNC COPMMENT
***/
void lcd_dot_write( LCD_DOT data )
{
unsigned short *dot_ptr;
/* ==== Dot color drawing processing ==== */
dot_ptr = (unsigned short *)(VRAM_ST_ADDR + (data.point.p_y *
ONE_LINE_OFFSET) + (data.point.p_x * 2));
*dot_ptr = data.Color;
}
```



5. Sample Program List "lcd.c" (3)

```
/*""FUNC
********
* ID
* Module Overview : lcd_disp_clear function
*_____
_____
* Declaration : void lcd_disp_clear( short color )
*_____
 ------
* Description : Program that clears the LCD.
*_____
_____
* Arguments
      : short color
*_____
_____
* Return value : None
*_____
_____
* Notes
         :
*
         :
         :
*""FUNC COPMMENT
***/
void lcd_disp_clear( short color )
{
longx, y;
long save_addr = VRAM_ST_ADDR;
short *ptr = (short *)VRAM_ST_ADDR;
for(y = 0; y < YMAX; y++)
ł
 for (x = 0; x < XMAX; x++)
 {
   *ptr++ = color;
 }
 save addr += ONE LINE OFFSET;
 ptr = (short *)save_addr;
}
}
```



6. Sample Program List "lcd.c" (4)

/ * " "FUNC COMMENT " " * * * * * * * * * * * * * *	* * *	* * * * * * * * * * * * * * * * * * * *
* ID * Module Overview *		lcd_disp_on function
* Declaration	:	<pre>void lcd_disp_on( void )</pre>
* Description *	:	Program that turns on the LCD front light.
* Arguments *		None
* Return value		None
* Notes * * *""FUNC COPMMENT END""***********************************	 : :	*****
void lcd_disp_on( { chardata;	vo	id )
<pre>/* Front Light On REG_LDCNTR = 0x0 }</pre>		



7. Sample Program List "back\_fmtool\_r0k57720.hdc"

```
/*""FUNC
* * * * * * * * * * *
* File
            : back_fmtool_r0k57720.hdc
* Module Overview : Bus controller setting
*_____
_____
* Declaration : None *-----
-----
* Description : File for automatically activating the bus controller
*_____
                _____
_____
* Arguments : None
*_____
_____
* Return value : None
*_____
* Notes
            •
*
            :
*""FUNC COPMMENT
***/
! CS3BCR set Type =SDRAM,BSZ = 16bit Settings for area 3
MF A4FD000C A4FD000F 36DB4600 LONG
! CS3WCR set WTRP=1/WTRCD=2/A3CL=2/TRWL=2/WTRC=5 Wait cycle setting
MF A4FD002C A4FD002F 00006D1B LONG
! SDCR set RFSH=1: Refresh/RMODE=0: Autorefresh/ SDRAM control register
!
      BACTV=0; AutoPrecharge/A3ROW=12bit/
       A3COL=9bit
1
MF A4FD0044 A4FD0047 00000011 LONG
! RTCSR set Initialization sequence start Refresh timer control register
       Clock select B-phy/16 = 240nsec
!
       Refresh count : Once
I.
MF A4FD0048 A4FD004B A55A0010 LONG
! RTCOR set 64(0x41)cycles per refresh Refresh time constant register
MF A4FD0050 A4FD0053 A55A001F LONG
SLEEP D'200
! Written in SDRAM Mode Register CL=2 Burstlength=1
MF A4FD5440 A4FD5441 0000 WORD
!Cache set Cache set
MF A40000B0 A40000B3 00000001 LONG
file_load Elf/Dwarf2 sh7720lcd.abs R
RS PC main
RS R15 D0000000
```



#### 7. Documents for Reference

- Software Manual SH-3-DSP, Software Manual (The most up-to-date version of this document is available on the Renesas Technology Website.)
- Hardware Manual SH7720 Group Hardware Manual (The most up-to-date version of this document is available on the Renesas Technology Website.)
- Other Documents SH7720 Solution Engine (MS7720PR02) User's Manual SH7720 E10A Emulater User's Manual (The most up-to-date version of this document is available on the Renesas Technology Website.)



## Website and Support

Renesas Technology Website <u>http://www.renesas.com/</u>

Inquiries

http://www.renesas.com/inquiry csc@renesas.com

### **Revision Record**

Rev.	Date	Description			
		Page	Summary		
1.00	Feb.18.08		First edition issued		

All trademarks and registered trademarks are the property of their respective owners.

#### Notes regarding these materials

- 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
- Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
- 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
- 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
- 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
- 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
- 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
- 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below: (1) artificial life support devices or systems
  - (2) surgical implantations

**KENESAS** 

- (3) healthcare intervention (e.g., excision, administration of medication, etc.)
- (4) any other purposes that pose a direct threat to human life

Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.

- 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
- 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
- 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
- 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

© 2008. Renesas Technology Corp., All rights reserved.