

---

# SH7216 Group

REJ06B0899-0101

Rev. 1.01

## Example of Initialization

---

Jun. 03, 2010

### Summary

This application note gives an example of configuration items to activate the SH7216 Microcomputers (MCUs).

### Target Device

SH7216 MCU

### Contents

1. Introduction.....	2
2. Applications.....	3
3. Sample Program Listing.....	13
4. References.....	25

## 1. Introduction

### 1.1 Specifications

Configure the clock pulse generator (CPG) after the reset is canceled.

### 1.2 Modules Used

- Clock pulse generator (CPG)

### 1.3 Applicable Conditions

MCU	SH7216
Operating Frequency	Internal clock: 200 MHz Bus clock: 50 MHz Peripheral clock: 50 MHz
Integrated Development Environment	Renesas Electronics High-performance Embedded Workshop Ver.4.07.00
C Compiler	Renesas Electronics SuperH RISC engine Family C/C++ compiler package Ver.9.03 Release 00
Compiler Options	Default setting in the High-performance Embedded Workshop (-cpu=sh2afpu - fpu=single -debug -gbr=auto -global_volatile=0 - opt_range=all -infinite_loop=0 -del_vacant_loop=0 -struct_alloc=1)

## 2. Applications

Configuration program for the minimum hardware setup is required to execute the main function created in C code. This application note describes the configuration example for the configuration program.

All of the SH7216 application notes assume to use the sample program described in this application note as the configuration program.

### 2.1 Sample Program

The configuration program consists of several source files such as the `resetprg.c`, describing the `PowerON_Reset_PC` function, and the `hwsetup.c`, describing the hardware setup function. Main source files are as follows.

- `resetprg.c`
- `hwsetup.c`
- `cpg.c`

"`resetprg.c`" is a source file created on the file automatically generated by the High-performance Embedded Workshop, and describes the `PowerON_ResetPC` function. The `PowerON_ResetPC` function initially executed after the reset is canceled. Its beginning address is set in the reset vector defined by the `vecttbl.c`.

"`hwsetup.c`" describes the `HardwareSetup` function called by the `PowerON_Reset_PC` function. The `HardwareSetup` function calls the `io_set_cpg` function to set the CPG. When using the external bus interface such as interfacing SDRAM, call the `io_set_cpg` function, and then add processing to set the Bus State Controller (BSC) to the `HardwareSetup` function as appropriate.

"`cpg.c`" describes the `io_set_cpg` function which is called from the `HardwareSetup` function. The `io_set_cpg` function sets the Frequency control register (FRQCR) in the program on the on-chip RAM (For more information, refer to the Renesas technical update TN-SH7-Axxxx/E). The sample program execute the `_seccpy` function to copy the program section to set the FRQCR (section name: PURAM) from on-chip ROM to on-chip RAM at the beginning of the `io_set_cpg` function, and sets the FRQCR by the `io_set_cpg_frqr` function. After setting the FRQCR, set the MTU2S clock frequency control register (MCLKCR) and the AD clock frequency control register (ACLKCR) to clear the module standby function for internal peripheral modules.

Figure 1 to Figure 4 show flow charts of the configuration program in above source files used in this application.

Supplement: About the stack area

CPU can access pages 0 to 3 in the SH7216 on-chip RAM in one cycle both in reading and writing. This application allocates the stack area at the end of page 3 in the on-chip RAM (address: H'FFF8 C000 to H'FFF8 FFFF) to support the SH7216 high-speed access performance.

The stack area is allocated as section S, which can be set in the High-performance Embedded Workshop. On the [Build] menu, open the [SuperH RISC engine Standard Toolchain] dialog box, and select [Link/Library] tab. Then, select "Section" from the "Category" drop-down list. When it is not required to support the SH7216 high-speed access performance, the stack area can be allocated to pages 4 to 7 in the on-chip RAM (For 768 KB on-chip ROM: allocate to pages 4 and 5). Reallocate the stack area to sections according to the system.




Figure 1 Flow Charts of Functions (PowerON\_Reset\_PC, and HardwareSetup)




Figure 2 Flow Chart for Setting the CPG (io\_set\_cpg function)




Figure 3 Flow Chart for Copying the Section (\_seccpy function)




Figure 4 Flow Chart for Setting the FRQCR (io\_set\_cpg\_frqcr function)

## 2.2 CPG Operation

CPG generates the internal clock ( $I\phi$ ), bus clock ( $B\phi$ ), peripheral clock ( $P\phi$ ), MTU2S clock ( $M\phi$ ), and AD clock ( $A\phi$ ), as well as controlling the low power mode.

The following table gives an overview of the CPG. Figure 5 shows the CPG block diagram.

**Table 1 CPG Overview**

Item	Description
Generate clock	<ul style="list-style-type: none"> <li>• Internal clock (<math>I\phi</math>): Used by the CPU</li> <li>• Bus clock (<math>B\phi</math>): Used by the external bus interface</li> <li>• Peripheral clock (<math>P\phi</math>): Used by the internal peripheral module</li> <li>• MTU2S clock (<math>M\phi</math>): Used by the MTU2S</li> <li>• AD clock (<math>A\phi</math>): Used by the ADC module</li> </ul>
Change frequency	<ul style="list-style-type: none"> <li>• Sets frequencies for clocks independently using the PLL (Phase Locked Loop) and divider circuits in the CPG.</li> <li>• Changes frequency by software using the frequency control registers (FRQCR, MCLKCR, and ACLKCR).</li> </ul>
Control the low power mode	Stops clock in sleep mode or software standby mode. Stops the module specified by module standby function.




Figure 5 CPG Block Diagram



## 2.3 CPG Setting

The figure below shows the flow chart of setting CPG. Internal peripheral modules are in module standby mode after the reset is canceled. The sample program clears the module standby function for internal peripheral module after setting the Frequency control register (FRQCR), MTU2S clock frequency control register (MCLKCR), and AD clock frequency control register (ACLKCR). For details on these registers, refer to the SH7216 Group Hardware Manual.




Figure 6 Flow Chart of CPG Setting

## 2.4 Setting in the Sample Program

Table 2 lists the setting in the sample program. Table 3 and Table 4 list register settings for each module.

**Table 2 Module Setting in the Sample Program**

Module	Setting
Floating point status/control unit (FPU)	<ul style="list-style-type: none"> <li>Precision mode Executes floating-point instructions in single-precision</li> <li>Round mode Round to zero</li> </ul>
Clock pulse generator (CPG)	<ul style="list-style-type: none"> <li>Clock frequency (input clock is 12.5 MHz) <ul style="list-style-type: none"> <li>— Internal clock: 200 MHz</li> <li>— Bus clock: 50 MHz</li> <li>— Peripheral clock: 50 MHz</li> <li>— MTU2S clock: 100 MHz</li> <li>— AD clock: 50 MHz</li> </ul> </li> <li>Modules cleared the module standby function MTU2S, MTU2, IIC3, ADC0, ADC1, CMT, E-DMAC, EtherC, SCIF3, SCI0, SCI1, SCI2, SCI4, RSPI, USB, RCAN-ET</li> </ul>

**Table 3 CPG Register Settings (1/2)**

Register Name	Address	Setting	Description
Frequency control register (FRQCR)	H'FFFE 0010	H'0303	<ul style="list-style-type: none"> <li>STC[2:0] = "B'011": Bus clock (B<math>\phi</math>) division ratio: 4</li> <li>IFC[2:0] = "B'000": Internal clock (I<math>\phi</math>) division ratio = 1</li> <li>PFC[2:0] = "B'011": Peripheral clock (P<math>\phi</math>) division ratio = 4</li> </ul>
MTU2S clock frequency control register (MCLKCR)	H'FFFE 0410	H'41	<ul style="list-style-type: none"> <li>MSDIVS[1:0] = "B'01": MTU2S clock (M<math>\phi</math>) division ratio = 2</li> </ul>
AD clock frequency control register (ACLKCR)	H'FFFE 0414	H'43	<ul style="list-style-type: none"> <li>ASDIVS[1:0] = "B'11": AD clock (A<math>\phi</math>) division ratio = 4</li> </ul>

Table 4 CPG Register Settings (2/2)

Register Name	Address	Setting	Description
Standby control register 3 (STBCR3)	H'FFFE 0408	H'12	<ul style="list-style-type: none"> <li>• HIZ = "0": The pin state is held in software standby mode</li> <li>• MSTP36 = "0": MTU2S is operating</li> <li>• MSTP35 = "0": MTU2 is operating</li> <li>• MSTP33 = "0": IIC3 is operating</li> <li>• MSTP32 = "0": ADC0 is operating</li> <li>• MSTP30 = "0": Flash memory is operating</li> </ul>
Standby control register 4 (STBCR4)	H'FFFE 040C	H'E2	<ul style="list-style-type: none"> <li>• MSTP44 = "0": SCIF3 is operating</li> <li>• MSTP42 = "0": CMT is operating</li> <li>• MSTP40 = "0": E-DMAC and Ether-C are operating</li> </ul>
Standby control register 5 (STBCR5)	H'FFFE 0418	H'12	<ul style="list-style-type: none"> <li>• MSTP57 = "0": SCI0 is operating</li> <li>• MSTP56 = "0": SCI1 is operating</li> <li>• MSTP55 = "0": SCI2 is operating</li> <li>• MSTP53 = "0": SCI4 is operating</li> <li>• MSTP52 = "0": ADC1 is operating</li> <li>• MSTP50 = "0": RSPI is operating</li> </ul>
Standby control register 6 (STBCR6)	H'FFFE 041C	H'8F	<ul style="list-style-type: none"> <li>• USBSEL = "1": Selects the USB oscillator as the USB clock source</li> <li>• MSTP66 = "0": USB is operating</li> <li>• USBCLK = "0": USB oscillator is operating</li> <li>• MSTP64 = "0": RCAN-ET is operating</li> </ul>

Supplement: About the ROM support function

This application copies the program section to set the FRQCR (io\_set\_cpg\_frqcr function) from the on-chip ROM to on-chip RAM. The ROM support function must be set by the C compiler optimizing linkage editor to add such copy processing.

On the [Build] menu of the High-performance Embedded Workshop, open the [SuperH RISC engine Standard Toolchain] dialog box, and select [Link/Library] tab. Select "Output" from the "Category" drop-down list, and specify the "Show entries for" as "ROM to RAM mapped sections". Click "Add", specify the source section as the ROM section, and the destination section as the RAM section. Before setting the ROM support function, set where to allocate sections both in the source and destination in the "Category" drop-down list on the [Link/Library] tab. This application sets "PURAM" as the program section to set the FRQCR, and "RPURAM" as the destination RAM section.

Figure 7 shows an example of setting the ROM support function. For more information, refer to the SuperH C/C++ Compiler Package V.9.01 User's Manual.




Figure 7 Example to Set the ROM Support Function

### 3. Sample Program Listing

#### 3.1 Sample Program Listing "resetprg.c" (1/3)

```

1      /*****
2      *   DISCLAIMER
3      *
4      *   This software is supplied by Renesas Electronics Corp. and is only
5      *   intended for use with Renesas products.  No other uses are authorized.
6      *
7      *   This software is owned by Renesas Electronics Corp. and is protected under
8      *   all applicable laws, including copyright laws.
9      *
10     *   THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES
11     *   REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY,
12     *   INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
13     *   PARTICULAR PURPOSE AND NON-INFRINGEMENT.  ALL SUCH WARRANTIES ARE EXPRESSLY
14     *   DISCLAIMED.
15     *
16     *   TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
17     *   ELECTRONICS CORP. NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
18     *   FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES
19     *   FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS
20     *   AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
21     *
22     *   Renesas reserves the right, without notice, to make changes to this
23     *   software and to discontinue the availability of this software.
24     *   By using this software, you agree to the additional terms and
25     *   conditions found by accessing the following link:
26     *   http://www.renesas.com/disclaimer
27     *****/
28     *   (C) 2009(2010) Renesas Electronics Corporation. All rights reserved.
29     *"FILE COMMENT"***** Technical reference data *****
30     *   System Name : SH7216 Sample Program
31     *   File Name   : resetprg.c
32     *   Abstract    : SH7216 Initial Setting
33     *   Version     : 1.04.00
34     *   Device      : SH7216
35     *   Tool-Chain  : High-performance Embedded Workshop (Ver.4.07.00).
36     *               : C/C++ compiler package for the SuperH RISC engine family
37     *               :                               (Ver.9.03 Release00).
38     *   OS          : None
39     *   H/W Platform: R0K572167 (CPU board)
40     *   Description :
41     *****/
42     *   History     : Jul.29,2009 Ver.1.00.00
43     *               : Dec.28,2009 Ver.1.01.00  Comment correction
44     *               : Jan.28,2010 Ver.1.02.00  - Comment correction (Tool-Chain Ver.)
45     *               :                               - Era name update (2009 -> 2010)
46     *               : Apr.06,2010 Ver.1.03.00  Changing the corporate name and
47     *               :                               the copyright format
48     *               : Apr.23,2010 Ver.1.04.00  Comment correction
49     *"FILE COMMENT END"*****/

```

### 3.2 Sample Program Listing "resetprg.c" (2/3)

```

50  #include <machine.h>
51  #include <_h_c_lib.h>
52  #include "stacksct.h"
53  #include "iodefine.h"
54
55  /* ==== Macro definition ==== */
56  #define FPSCR_Init 0x00040001
57  #define SR_Init    0x000000F0
58  #define INT_OFFSET 0x10
59
60  /* ==== Prototype declaration ==== */
61  void PowerON_Reset_PC(void);
62  void Manual_Reset_PC(void);
63
64  /* ==== External reference declaration ==== */
65  /* ---- Function prototype ---- */
66  extern void main(void);
67  extern void HardwareSetup(void);
68  /* ---- Global variable ---- */
69  extern unsigned int INT_Vectors;
70
71  /* ==== Section name changed to ResetPRG ==== */
72  #pragma section ResetPRG
73
74  /* ==== Entry function specified ==== */
75  #pragma entry PowerON_Reset_PC
76
77  /* "FUNC COMMENT" *****
78  * ID          :
79  * Outline     : CPU initialization
80  * -----
81  * Include     : <machine.h>, <_h_c_lib.h>, and "iodefine.h"
82  * -----
83  * Declaration : void PowerON_Reset_PC(void);
84  * -----
85  * Description : Executes the CPU initialization processing to register
86  *              : the power-on reset vector to the exception vector table.
87  * -----
88  * Argument    : void
89  * -----
90  * Return Value : void
91  * -----
92  * Note        : This function is executed first after power-on reset.
93  * "FUNC COMMENT END" *****/
94  void PowerON_Reset_PC(void)
95  {
96      /* ==== Floating Point Status/Control Register setting ==== */
97      set_fpscr(FPSCR_Init);
98
99      /* ==== Hardware initialization ==== */
100     HardwareSetup();          /* HardwareSetup function */

```

### 3.3 Sample Program Listing "resetprg.c" (3/3)

```

101
102  /* ==== Sections initialization ==== */
103  _INITSCT();
104
105  /* ==== Vector Base Register setting ==== */
106  set_vbr((void *)((char *)&INT_Vectors - INT_OFFSET));
107
108  /* ==== IO library initialization ==== */
109  _INIT_IOLIB();
110
111  /* ==== Status Register setting ==== */
112  set_cr(SR_Init);
113  nop();
114
115  /* ==== Bunk Number Register setting ==== */
116  INTC.IBNR.BIT.BE = 1;          /* Use of register banks enabled for all */
117                                /* interrupts except NMI and user break */
118
119  /* ==== Interrupt mask bits clear ==== */
120  set_imask(0);
121
122  /* ==== Main function call ==== */
123  main();
124
125  /* ==== Sleep instruction execution ==== */
126  sleep();
127 }
128
129 // #pragma entry Manual_Reset_PC      /* Remove the comment when you use Manual Reset */
130 /* "FUNC COMMENT" *****
131  * ID          :
132  * Outline     : Manual reset processing
133  *-----
134  * Include     :
135  *-----
136  * Declaration : void Manual_Reset_PC(void);
137  *-----
138  * Description : Registers the manual reset vector to the exception vector table.
139  *-----
140  * Argument    : void
141  *-----
142  * Return Value : void
143  *-----
144  * Note        : This sample does not describe the processing content at all.
145  *              : Add the program in this function as needed.
146  * "FUNC COMMENT END" *****/
147 void Manual_Reset_PC(void)
148 {
149     /* NOP */
150 }
151
152 /* END of File */

```

### 3.4 Sample Program Listing "hwsetup.c" (1/2)

```

1  /*****
2  *   DISCLAIMER
3  *
4  *   This software is supplied by Renesas Electronics Corp. and is only
5  *   intended for use with Renesas products. No other uses are authorized.
6  *
7  *   This software is owned by Renesas Electronics Corp. and is protected under
8  *   all applicable laws, including copyright laws.
9  *
10 *   THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES
11 *   REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY,
12 *   INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
13 *   PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY
14 *   DISCLAIMED.
15 *
16 *   TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
17 *   ELECTRONICS CORP. NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
18 *   FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES
19 *   FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS
20 *   AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
21 *
22 *   Renesas reserves the right, without notice, to make changes to this
23 *   software and to discontinue the availability of this software.
24 *   By using this software, you agree to the additional terms and
25 *   conditions found by accessing the following link:
26 *   http://www.renesas.com/disclaimer
27 *****/
28 *   (C) 2009(2010) Renesas Electronics Corporation. All rights reserved.
29 *"FILE COMMENT"***** Technical reference data *****
30 *   System Name : SH7216 Sample Program
31 *   File Name   : hwsetup.c
32 *   Abstract    : Hardware Function Initial Setting
33 *   Version     : 1.03.00
34 *   Device      : SH7216
35 *   Tool-Chain  : High-performance Embedded Workshop (Ver.4.07.00).
36 *               : C/C++ compiler package for the SuperH RISC engine family
37 *               :                               (Ver.9.03 Release00).
38 *   OS          : None
39 *   H/W Platform: R0K572167 (CPU board)
40 *   Description :
41 *****/
42 *   History     : Jul.28,2009 Ver.1.00.00
43 *               : Dec.28,2009 Ver.1.01.00 Comment correction
44 *               : Jan.28,2010 Ver.1.02.00 - Comment correction (Tool-Chain Ver.)
45 *               :                               - Era name update (2009 -> 2010)
46 *               : Apr.06,2010 Ver.1.03.00 Changing the corporate name and
47 *               :                               the copyright format
48 *"FILE COMMENT END"*****/
49 #include "iodefine.h"
50

```



### 3.5 Sample Program Listing "hwsetup.c" (2/2)

```

51  /* ==== Prototype declaration ==== */
52  void HardwareSetup(void);
53
54  /* ==== External reference ==== */
55  /* ---- Function prototype ---- */
56  extern void io_set_cpg(void);
57  extern void io_init_sdram(void);
58
59  /*"FUNC COMMENT"*****
60  * ID          :
61  * Outline     : Hardware initialization
62  *-----
63  * Include     :
64  *-----
65  * Declaration : void HardwareSetup(void);
66  *-----
67  * Description : Initializes the hardware function.
68  *-----
69  * Argument    : void
70  *-----
71  * Return Value : void
72  *-----
73  * Note        : None
74  *"FUNC COMMENT END"*****/
75  void HardwareSetup(void)
76  {
77      /* ==== CPG setting ==== */
78      io_set_cpg();
79
80      #if 0      /* Enable this line when you use external SDRAM */
81          /* ==== SDRAM area setting ==== */
82          io_init_sdram();
83      #endif
84  }
85
86  /* End of File */

```

## 3.6 Sample Program Listing "cpg.c" (1/5)

```

1  /*****
2  *   DISCLAIMER
3  *
4  *   This software is supplied by Renesas Electronics Corp. and is only
5  *   intended for use with Renesas products.  No other uses are authorized.
6  *
7  *   This software is owned by Renesas Electronics Corp. and is protected under
8  *   all applicable laws, including copyright laws.
9  *
10 *   THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES
11 *   REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY,
12 *   INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
13 *   PARTICULAR PURPOSE AND NON-INFRINGEMENT.  ALL SUCH WARRANTIES ARE EXPRESSLY
14 *   DISCLAIMED.
15 *
16 *   TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
17 *   ELECTRONICS CORP. NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
18 *   FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES
19 *   FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS
20 *   AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
21 *
22 *   Renesas reserves the right, without notice, to make changes to this
23 *   software and to discontinue the availability of this software.
24 *   By using this software, you agree to the additional terms and
25 *   conditions found by accessing the following link:
26 *   http://www.renesas.com/disclaimer
27 *****/
28 *   (C) 2009(2010) Renesas Electronics Corporation. All rights reserved.
29 *"FILE COMMENT"***** Technical reference data *****
30 *   System Name : SH7216 Sample Program
31 *   File Name   : cpg.c
32 *   Abstract    : CPG Setting Processing
33 *   Version     : 1.04.00
34 *   Device      : SH7216
35 *   Tool-Chain  : High-performance Embedded Workshop (Ver.4.07.00).
36 *               : C/C++ compiler package for the SuperH RISC engine family
37 *               :                               (Ver.9.03 Release00).
38 *   OS          : None
39 *   H/W Platform: R0K572167 (CPU board)
40 *   Description :
41 *****/
42 *   History     : Jun.29,2009 Ver.1.00.00
43 *               : Dec.28,2009 Ver.1.01.00  Comment correction
44 *               : Apr.02,2010 Ver.1.02.00  - Correcting the MSTP34 bit to
45 *               :                               a reserve bit in STBCR3
46 *               :                               - Comment correction (Tool-Chain Ver.)
47 *               :                               - Era name update (2009 -> 2010)
48 *               : Apr.06,2010 Ver.1.03.00  Changing the corporate name and
49 *               :                               the copyright format
50 *               : Apr.23,2010 Ver.1.04.00  - Dividing FRQCR setting into
51 *               :                               subroutine "io_set_cpg_frqcr"
52 *               :                               which is allocated to on-chip RAM
53 *               :                               - Adding processing of section copy
54 *               :                               function "_seccpy"
55 *"FILE COMMENT END"*****/

```

## 3.7 Sample Program Listing "cpg.c" (2/5)

```

56  #include <machine.h>
57  #include "iodefine.h"
58
59  /* ==== Prototype declaration ==== */
60  void io_set_cpg(void);
61  void io_set_cpg_frqcr(void);
62  static void _seccpy(unsigned long *src, unsigned long *dst, unsigned long *end);
63
64  /*"FUNC COMMENT"*****
65  * ID          :
66  * Outline     : CPG setting
67  *-----
68  * Include     : "iodefine.h"
69  *-----
70  * Declaration : void io_set_cpg(void);
71  *-----
72  * Description : Initializes the clock pulse generator (CPG) as follows:
73  *             :   I-clock = 200MHz, B-clock = 50MHz, P-clock = 50MHz,
74  *             :   M-clock = 100MHz, and A-clock = 50MHz.
75  *             :   And then supplies clock to all peripheral modules except USB.
76  *-----
77  * Argument    : void
78  *-----
79  * Return Value : void
80  *-----
81  * Note        : This function is an example of CPG setting at the input clock
82  *             :   of 12.5MHz.
83  *"FUNC COMMENT END"*****/
84  void io_set_cpg(void)
85  {
86      /* ==== CPG setting ==== */
87      /* ---- Program section initialization for FRQCR setting ---- */
88      _seccpy((unsigned long *)__sectop("PURAM"), (unsigned long *)__sectop("RPURAM"),
89             (unsigned long *)__secend("RPURAM"));
90      /* Program section copying from "PURAM" to on-chip RAM */
91      /* ---- FRQCR setting (Running on-chip RAM) ---- */
92      io_set_cpg_frqcr();          /* Clock-in = 12.5MHz */
93                                 /* - I-clock = 200MHz */
94                                 /* - B-clock = 50MHz */
95                                 /* - P-clock = 50MHz */
96      /* ---- MCLKCR setting ---- */
97      CPG.MCLKCR.BYTE = 0x41;      /* M-clock = 100MHz */
98      /* ---- ACLKCR setting ---- */
99      CPG.ACLKCR.BYTE = 0x43;      /* A-clock = 50MHz */
100
101

```

### 3.8 Sample Program Listing "cpg.c" (3/5)

```

102     /* ==== Module standby clear ==== */
103     /* ---- STBCR3 setting ---- */
104     STB.CR3.BYTE = 0x12;          /* HIZ, MTU2S, MTU2, Reserve(1), */
105                                     /* IIC3, ADC0, Reserve(1), FLASH */
106     /* ---- STBCR4 setting ---- */
107     STB.CR4.BYTE = 0xe2;          /* Reserve(1), Reserve(1), Reserve(1), SCIF3, */
108                                     /* Reserve(0), CMT, Reserve(1), EtherC      */
109     /* ---- STBCR5 setting ---- */
110     STB.CR5.BYTE = 0x12;          /* SCI0, SCI1, SCI2, Reserve(1), */
111                                     /* SCI4, ADC1, Reserve(1), RSPI  */
112     /* ---- STBCR6 setting ---- */
113     STB.CR6.BYTE = 0x8f;          /* USB: Using USBXTAL/USBEXTAL for USBCLK. */
114                                     /* RCAN-ET */
115 }
116
117 /* ==== Section name changed to URAM ==== */
118 #pragma section URAM
119 /*"FUNC COMMENT"*****
120 * ID          :
121 * Outline     : FRQCR register setting
122 *-----
123 * Include     : <machine.h> and "iodefine.h"
124 *-----
125 * Declaration : void io_set_cpg_frqcr(void);
126 *-----
127 * Description : Initializes the clock pulse generator (CPG) as follows:
128 *              :   I-clock = 200MHz, B-clock = 50MHz, P-clock = 50MHz.
129 *-----
130 * Argument    : void
131 *-----
132 * Return Value : void
133 *-----
134 * Note        : - This function needs to be run on internal RAM.
135 *              : - This function is also an example of CPG setting at the
136 *              :   input clock of 12.5MHz.
137 *"FUNC COMMENT END"*****
138 void io_set_cpg_frqcr(void)
139 {
140     volatile unsigned short dummy;
141

```

### 3.9 Sample Program Listing "cpg.c" (4/5)

```
142     /* ==== FRQCR setting ==== */
143     CPG.FRQCR.WORD = 0x0303;      /* Clock-in = 12.5MHz */
144                                     /* - I-clock = 200MHz */
145                                     /* - B-clock = 50MHz */
146                                     /* - P-clock = 50MHz */
147     dummy = CPG.FRQCR.WORD;      /* FRQCR readout */
148     /* ---- 256 NOPs for 32 x P-clock (I:P = 4:1) ---- */
149     nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
150     nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
151     nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
152     nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
153     nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
154     nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
155     nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
156     nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
157     nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
158     nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
159     nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
160     nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
161     nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
162     nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
163     nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
164     nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
165     nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
166     nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
167     nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
168     nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
169     nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
170     nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
171     nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
172     nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
173     nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
174     nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
175     nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
176     nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
177     nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
178     nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
179     nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
180     nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
181 }
182 #pragma section      /* End of "URAM" section */
183
```

### 3.10 Sample Program Listing "cpg.c" (5/5)

```
184  /*"FUNC COMMENT"*****
185  * ID      :
186  * Outline : Section copy function
187  *-----
188  * Include :
189  *-----
190  * Declaration : static void _seccpy(unsigned long *src, unsigned long *dst,
191  *           :           unsigned long *end);
192  *-----
193  * Description : Copies a source section to specified target.
194  *-----
195  * Argument   : unsigned long *src ; Initial address of source section
196  *           : unsigned long *dst ; Initial address of target section
197  *           : unsigned long *end ; Final address of target section
198  *-----
199  * Return Value : void
200  *-----
201  * Note       : None
202  /*"FUNC COMMENT END"*****/
203  static void _seccpy(unsigned long *src, unsigned long *dst, unsigned long *end)
204  {
205      while(dst < end){
206          *dst++ = *src++;
207      }
208  }
209
210  /* End of File */
```

## 3.11 Sample Program Listing "vecttbl.c" (1/2)

```

1  /*****
2  *   DISCLAIMER
3  *
4  *   This software is supplied by Renesas Electronics Corp. and is only
5  *   intended for use with Renesas products. No other uses are authorized.
6  *
7  *   This software is owned by Renesas Electronics Corp. and is protected under
8  *   all applicable laws, including copyright laws.
9  *
10 *   THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES
11 *   REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY,
12 *   INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
13 *   PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY
14 *   DISCLAIMED.
15 *
16 *   TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
17 *   ELECTRONICS CORP. NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
18 *   FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES
19 *   FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS
20 *   AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
21 *
22 *   Renesas reserves the right, without notice, to make changes to this
23 *   software and to discontinue the availability of this software.
24 *   By using this software, you agree to the additional terms and
25 *   conditions found by accessing the following link:
26 *   http://www.renesas.com/disclaimer
27 *****/
28 *   (C) 2009(2010) Renesas Electronics Corporation. All rights reserved.
29 * "FILE COMMENT"***** Technical reference data *****
30 *   System Name : SH7216 Sample Program
31 *   File Name   : vecttbl.c
32 *   Abstract    : Initialization for Vector Table
33 *   Version     : 1.04.00
34 *   Device      : SH7216
35 *   Tool-Chain  : High-performance Embedded Workshop (Ver.4.07.00).
36 *               : C/C++ compiler package for the SuperH RISC engine family
37 *               :                               (Ver.9.03 Release00).
38 *   OS          : None
39 *   H/W Platform: R0K572167 (CPU board)
40 *   Description :
41 *****/
42 *   History     : Jun.18,2009 Ver.1.00.00
43 *               : Dec.17,2009 Ver.1.01.00 Spelling correction of the inline
44 *               :                               comment: "Vecter" -> "Vector"
45 *               : Dec.28,2009 Ver.1.02.00 Comment correction
46 *               : Jan.28,2010 Ver.1.03.00 - Comment correction (Tool-Chain Ver.)
47 *               :                               - Era name update (2009 -> 2010)
48 *               : Apr.06,2010 Ver.1.04.00 Changing the corporate name and
49 *               :                               the copyright format
50 * "FILE COMMENT END"*****/
51 #include "vect.h"
52

```

### 3.12 Sample Program Listing "vecttbl.c" (2/2)

```
53     #pragma section VECTTBL
54     void *RESET_Vectors[] = {
55         // <<VECTOR DATA START (POWER ON RESET)>>
56         // 0 Power On Reset PC
57         (void *)PowerON_Reset_PC,
58         // <<VECTOR DATA END (POWER ON RESET)>>
59         // 1 Power On Reset SP
60         __secend("S"),
61         // <<VECTOR DATA START (MANUAL RESET)>>
62         // 2 Manual Reset PC
63         (void *)Manual_Reset_PC,
64         // <<VECTOR DATA END (MANUAL RESET)>>
65         // 3 Manual Reset SP
66         __secend("S")
67     };
68
69     #pragma section INTTBL
70     void *INT_Vectors[] = {
71         // 4 Illegal code
72         (void *)INT_Illegal_code,
73
74     ...
75
76     ...
77
78     ...
79
80     ...
81
82     ...
83
84     ...
85
86     ...
87
88     ...
89
90     ...
91
92     ...
93
94     ...
95
96     ...
97
98     ...
99
100    ...
101
102    ...
103
104    ...
105
106    ...
107
108    ...
109
110    ...
111
112    ...
113
114    ...
115
116    ...
117
118    ...
119
120    ...
121
122    ...
123
124    ...
125
126    ...
127
128    ...
129
130    ...
131
132    ...
133
134    ...
135
136    ...
137
138    ...
139
140    ...
141
142    ...
143
144    ...
145
146    ...
147
148    ...
149
150    ...
151
152    ...
153
154    ...
155
156    ...
157
158    ...
159
160    ...
161
162    ...
163
164    ...
165
166    ...
167
168    ...
169
170    ...
171
172    ...
173
174    ...
175
176    ...
177
178    ...
179
180    ...
181
182    ...
183
184    ...
185
186    ...
187
188    ...
189
190    ...
191
192    ...
193
194    ...
195
196    ...
197
198    ...
199
200    ...
201
202    ...
203
204    ...
205
206    ...
207
208    ...
209
210    ...
211
212    ...
213
214    ...
215
216    ...
217
218    ...
219
220    ...
221
222    ...
223
224    ...
225
226    ...
227
228    ...
229
230    ...
231
232    ...
233
234    ...
235
236    ...
237
238    ...
239
240    ...
241
242    ...
243
244    ...
245
246    ...
247
248    ...
249
250    ...
251
252    ...
253
254    ...
255
256    ...
257
258    ...
259
260    ...
261
262    ...
263
264    ...
265
266    ...
267
268    ...
269
270    ...
271
272    ...
273
274    ...
275
276    ...
277
278    ...
279
280    ...
281
282    ...
283
284    ...
285
286    ...
287
288    ...
289
290    ...
291
292    ...
293
294    ...
295
296    ...
297
298    ...
299
300    ...
301
302    ...
303
304    ...
305
306    ...
307
308    ...
309
310    ...
311
312    ...
313
314    ...
315
316    ...
317
318    ...
319
320    ...
321
322    ...
323
324    ...
325
326    ...
327
328    ...
329
330    ...
331
332    ...
333
334    ...
335
336    ...
337
338    ...
339
340    ...
341
342    ...
343
344    ...
345
346    ...
347
348    ...
349
350    ...
351
352    ...
353
354    ...
355
356    ...
357
358    ...
359
360    ...
361
362    ...
363
364    ...
365
366    ...
367
368    ...
369
370    ...
371
372    ...
373
374    ...
375
376    ...
377
378    ...
379
380    ...
381
382    ...
383
384    ...
385
386    ...
387
388    ...
389
390    ...
391
392    ...
393
394    ...
395
396    ...
397
398    ...
399
400    ...
401
402    ...
403
404    ...
405
406    ...
407
408    ...
409
410    ...
411
412    ...
413
414    ...
415
416    ...
417
418    ...
419
420    ...
421
422    ...
423
424    ...
425
426    ...
427
428    ...
429
430    ...
431
432    ...
433
434    ...
435
436    ...
437
438    ...
439
440    ...
441
442    ...
443
444    ...
445
446    ...
447
448    ...
449
450    ...
451
452    ...
453
454    ...
455
456    ...
457
458    ...
459
460    ...
461
462    ...
463
464    ...
465
466    ...
467
468    ...
469
470    ...
471
472    ...
473
474    ...
475
476    ...
477
478    ...
479
480    ...
481
482    ...
483
484    ...
485
486    ...
487
488    ...
489
490    ...
491
492    ...
493
494    ...
495
496    ...
497
498    ...
499
500    ...
501
502    ...
503
504    ...
505
506    ...
507
508    ...
509
510    ...
511
512    ...
513
514    ...
515
516    ...
517
518    ...
519
520    ...
521
522    ...
523
524    ...
525
526    ...
527
528    ...
529
530    ...
531
532    ...
533
534    ...
535
536    ...
537
538    ...
539
540    ...
541
542    ...
543
544    ...
545
546    ...
547
548    ...
549
550    ...
551
552    ...
553
554    ...
555
556    ...
557
558    ...
559
560    ...
561
562    ...
563
564    ...
565
566    ...
567
568    ...
569
570    ...
571
572    ...
573    // 255 SCIF SCIF3 TXI3
574        (void *)INT_SCIF_SCIF3_TXI3,
575        // xx Reserved
576        (void *)Dummy
577    };
578
579    /* End of File */
```



#### 4. References

- Software Manual  
SH-2A, SH2A-FPU Software Manual Rev. 3.00  
The latest version can be downloaded from the Renesas Electronics website.
- Hardware Manual  
SH7216 Group Hardware Manual Rev. 1.01  
The latest version can be downloaded from the Renesas Electronics website.
- Technical Update  
Addition to and correction of errors in the SH7280 Group Hardware Manual and SH7216 Group Hardware Manual (TN-SH7-A727A/E)  
Correction of errors in the SH7216 Group Hardware Manual (TN-SH7-A754A/E)  
Correction of errors in the SH7216 Group Hardware Manual (TN-SH7-A761A/E)  
Amendment to Product Code Lineup in the SH7216 Group Hardware Manual (TN-SH7-A762A/E)  
Limitation on Changes to the Frequency Control Register and Correction of Error in the Hardware Manual (TN-SH7-A769A/E)  
Correction of errors in the Hardware Manual (TN-SH7-A771A/E)  
The latest version can be downloaded from the Renesas Electronics website.
- Development Tool Manual  
SuperH C/C++ Compiler Package V.9.01 User's Manual Rev.1.01  
The latest version can be downloaded from the Renesas Electronics website.

## Website and Support

Renesas Electronics Website

<http://www.renesas.com/>

Inquiries

<http://www.renesas.com/inquiry>

All trademarks and registered trademarks are the property of their respective owners.

## Revision Record

Rev.	Date	Description	
		Page	Summary
1.00	Jun.30.09	–	First edition issued
1.01	Jun.03.10	3	2.1 explanation added and modified
		3, 12	Supplements added
		4 to 6	Flow charts added and modified
		9	Note in Figure 6 modified
		13 to 25	Sample program listing updated
		26	Technical updates added

## General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

### 1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

### 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

### 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

### 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable.

When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

### 5. Differences between Products

Before changing from one product to another, i.e. to one with a different type number, confirm that the change will not lead to problems.

- The characteristics of MPU/MCU in the same group but having different type numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different type numbers, implement a system-evaluation test for each of the products.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.  
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.  
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.  
"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.  
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.  
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



### SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

#### Renesas Electronics America Inc.

2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.  
Tel: +1-408-588-6000, Fax: +1-408-588-6130

#### Renesas Electronics Canada Limited

1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada  
Tel: +1-905-898-5441, Fax: +1-905-898-3220

#### Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.  
Tel: +44-1628-585-100, Fax: +44-1628-585-900

#### Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany  
Tel: +49-211-6503-0, Fax: +49-211-6503-1327

#### Renesas Electronics (China) Co., Ltd.

7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China  
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

#### Renesas Electronics (Shanghai) Co., Ltd.

Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China  
Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

#### Renesas Electronics Hong Kong Limited

Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong  
Tel: +852-2886-9318, Fax: +852-2886-9022/9044

#### Renesas Electronics Taiwan Co., Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwan, R.O.C.  
Tel: +886-2-8175-9600, Fax: +886-2-8175-9670

#### Renesas Electronics Singapore Pte. Ltd.

1 HarbourFront Avenue, #06-10, Keppel Bay Tower, Singapore 098632  
Tel: +65-6213-0200, Fax: +65-6278-8001

#### Renesas Electronics Malaysia Sdn.Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

#### Renesas Electronics Korea Co., Ltd.

11F., Samik Laviend' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea  
Tel: +82-2-558-3737, Fax: +82-2-558-5141