To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)
Send any inquiries to http://www.renesas.com/inquiry.
Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.

2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.

4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.

5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.

6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.

7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depend on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

- “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
- “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
- “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g., artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.

9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.

10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.

12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.
SH7730 Group
Example of BSC SDRAM Interface Connection (32-Bit Data Bus)

Introduction
This application note introduces the synchronous DRAM (SDRAM) interface of the bus state controller (BSC) and includes a sample application.

Target Device
SH7730

Contents

1. Preface................................................................................................................................. 2
2. Description of Sample Application...................................................................................... 3
3. Documents for Reference..................................................................................................... 20
1. Preface

1.1 Specifications

- Two 128-Mbit (2 M × 16 bits × 4 banks) SDRAM modules are connected to the SH7730 with a 32-bit data bus width. SDRAM is initialized by using the SDRAM interface function of the SH7730.

1.2 Module Used

- Bus state controller (BSC)

1.3 Applicable Conditions

- Evaluation board: The AP-SH4A-IA board incorporates the SH7730 with SH-4A CPU core and is available from AlphaProject Co., Ltd.
  - External memory (area 0): 4-MB NOR-type flash memory: S29AL032D70TFI04 from Spansion
  - External memory (area 3): 32-MB SDR-SDRAM (16 MB × 2): K4S281632F-UC75 from Samsung
- MCU: SH7730 (R8A77301)
- Operating frequency:
  - CPU clock: 266.66 MHz
  - SuperHyway bus clock: 133.33 MHz
  - Bus clock: 66.66 MHz
  - Peripheral clock: 33.33 MHz
- Bus width for area 0: 16-bit fixed (with the MD3 pin at the low level)
- Clock operating mode: Mode 2 (with the MD0 pin at the low level, and the MD1 pin at the high level)
- Endian: Big endian (with the MD5 pin at the low level)
- Toolchain: SuperH RISC engine Standard Toolchain Ver.9.1.1.0: Available from Renesas Technology
- Compiler options: Default settings of High-performance Embedded Workshop
  - -cpu = sh4a –debug –optimize = 0 -noinline
  - -gbr = auto –macsave = 0 –save_cont_reg = 0 –chgincpath –errorpath
  - -global_volatile = 0 -opt_range = all -infinite_loop = 0 -del_vacant_loop = 0
  - -struct_alloc = 1 -nologo

1.4 Related Application Note

The operation of the reference program for this document was confirmed with the setting conditions described in the SH7730 Group Application Note: Example of Initialization (REJ06B0848). Please refer to that document in combination with this one.
2. Description of Sample Application

2.1 Operational Overview of Module Used

The bus state controller (BSC) of the SH7730 supports an SDRAM interface that is connectable to SDRAM units that have 11, 12, or 13 bits of row address, 8, 9, or 10 bits of column address, 4 or fewer banks, and in which the A10 pin is used to set precharge mode in read and write command cycles. Burst reading/single writing (burst length 1) and burst reading/burst writing (burst length 1) are supported as SDRAM operating modes.

Table 1 provides the specifications of SDRAM used in this sample application.

<table>
<thead>
<tr>
<th>Item</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Type number</td>
<td>K4S281632F-UC75 from Samsung</td>
</tr>
<tr>
<td>Capacity (configuration)</td>
<td>128 Mbits (2 M × 16 bits × 4 banks)</td>
</tr>
<tr>
<td>Number of units used</td>
<td>2</td>
</tr>
<tr>
<td>CAS latency</td>
<td>2 or 3 (programmable)</td>
</tr>
<tr>
<td>Refresh cycles</td>
<td>4,096 refresh cycles per 64 ms</td>
</tr>
<tr>
<td>Burst length</td>
<td>1, 2, 4, or 8 full pages (programmable)</td>
</tr>
<tr>
<td>Row address</td>
<td>A0 to A11</td>
</tr>
<tr>
<td>Column address</td>
<td>A0 to A8</td>
</tr>
<tr>
<td>Precharge</td>
<td>Auto precharge/all bank precharge controlled via A10</td>
</tr>
</tbody>
</table>
Figure 1 shows a memory map.

Memory type and the data-bus width for connection are specifiable per CS space. SDRAM can be connected in the CS2 and CS3 spaces of the SH7730. In this application note, SDRAM is connected in the CS3 space.

In cases where the SDRAM is only connected in one area, make the SDRAM-connection settings for area 3, and make normal space settings or settings for the connection of SRAM with byte selection for area 2.

Bits of CS3WCR set the numbers of cycles between the various commands for SDRAM in both areas (areas 2 and 3). Therefore, SDRAM-connection settings that only apply to area 2 are not possible.

In the sample application, the SDRAM is at the locations from H’0C00 0000 to H’0DFF FFFF in the physical address space.

![Figure 1 Memory Map](image-url)
From the software point of view, the physical address space is further mapped onto the virtual address space. Address conversion from the virtual address space to the physical address space differs according to whether the memory management unit (MMU) is or is not in use.

For details, please refer to the section on the bus state controller (BSC) and the memory management unit (MMU) in the SH7730 Group Hardware Manual (REJ09B0359).

Figure 2 shows an example of circuitry for SDRAM connection.

**Figure 2  Example of Circuitry for SDRAM Connection (128-Mbit SDRAM × 2, 32-Bit Bus)**
Table 2 gives a list of how address-output pins are multiplexed.

**Table 2  Connections between SH7730 Pin Functions and SDRAM**

<table>
<thead>
<tr>
<th>SH7730</th>
<th>Row Address</th>
<th>Column Address</th>
<th>SDRAM Pin</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>A15</td>
<td>A24²</td>
<td>A24²</td>
<td>A13 (BA1)</td>
<td>Specifies bank</td>
</tr>
<tr>
<td>A14</td>
<td>A23²</td>
<td>A23²</td>
<td>A12 (BA0)</td>
<td>Specifies bank</td>
</tr>
<tr>
<td>A13</td>
<td>A22</td>
<td>A13</td>
<td>A11</td>
<td>Address</td>
</tr>
<tr>
<td>A12</td>
<td>A21</td>
<td>L/H¹</td>
<td>A10/AP</td>
<td>Specifies address/precharge</td>
</tr>
<tr>
<td>A11</td>
<td>A20</td>
<td>A11</td>
<td>A9</td>
<td>Address</td>
</tr>
<tr>
<td>A10</td>
<td>A19</td>
<td>A10</td>
<td>A8</td>
<td>Address</td>
</tr>
<tr>
<td>A9</td>
<td>A18</td>
<td>A9</td>
<td>A7</td>
<td>Address</td>
</tr>
<tr>
<td>A8</td>
<td>A17</td>
<td>A8</td>
<td>A6</td>
<td>Address</td>
</tr>
<tr>
<td>A7</td>
<td>A16</td>
<td>A7</td>
<td>A5</td>
<td>Address</td>
</tr>
<tr>
<td>A6</td>
<td>A15</td>
<td>A6</td>
<td>A4</td>
<td>Address</td>
</tr>
<tr>
<td>A5</td>
<td>A14</td>
<td>A5</td>
<td>A3</td>
<td>Address</td>
</tr>
<tr>
<td>A4</td>
<td>A13</td>
<td>A4</td>
<td>A2</td>
<td>Address</td>
</tr>
<tr>
<td>A3</td>
<td>A12</td>
<td>A3</td>
<td>A1</td>
<td>Address</td>
</tr>
<tr>
<td>A2</td>
<td>A11</td>
<td>A2</td>
<td>A0</td>
<td>Address</td>
</tr>
</tbody>
</table>

Notes: 1. The L/H bit is used in command specification; it is fixed at low or high according to the access mode.
   2. Bank address specification
2.2 Procedure for Setting Module Used

2.2.1 Example of the Initialization Procedure for SDRAM

Figure 3 gives an example of the initialization procedure to place SDRAM in the CS3 space.

START

Set pin function controller (PFC).*

Set CS3 bus control register (CS3BCR).

Set CS3 wait control register (CS3WCR).

Set SDRAM control register (SDCR).

Set refresh time constant register (RTCOR),

Idle period elapsed?

Yes

No

Set refresh timer control/status register (RTCSR).

Write to the SDRAM mode register.

END

- PJCR : Selecting RAS*
- PKCR : Selecting CKE*
- Setting CS3*
- Selecting DQMUL*
- Selecting DQMUU*

[Function] Selection of multiplexed pin functions.

Note: * Settings are not made in this application note, since the above selections are made at the time of a power-on reset.

- Setting of CS3BCR

[Function] Setting the number of cycles to be inserted between write-read cycles and write-write cycles
- Setting the memory type
- Setting the data bus width

- Setting of CS3WCR

[Function] Setting the number of cycles from auto-precharge/PRE command to ACTV command
- Setting the number of cycles from ACTV command to READ(A)/WRIT(A) command
- Setting the CAS latency for area 3
- Setting the number of cycles from WRITA/WRIT command to auto-precharge/PRE command
- Setting the number of cycles from REF command/self-refresh release to ACTV command

- Setting of SDCR

[Function] Setting to perform a refresh operation for the SDRAM
- Setting to perform auto-refresh operation
- Setting auto-precharge mode
- Setting row address for area 3
- Setting column address for area 3

- Setting of RTCOR

[Function] Setting interval at which refreshing of SDRAM is requested

- Wait for the SDRAM idle period
Note: Set to 200 μs in this application note

- Setting of RTCSR

[Function] Selecting the clock to increment the refresh timer counter (RTCNT)
- Selecting the number of times to perform a refresh operation

- Writing to the SDRAM mode register
[Function] Setting burst length
- Setting wrap type
- Setting CAS latency

Figure 3 Example of Procedure for Initial Settings to Place SDRAM in the CS3 Space
2.3 Power-On Sequence

To perform SDRAM initialization, registers of the bus state controller must first be set, followed by a write to the SDRAM mode register.

Once power has been supplied, SDRAM needs a constant idle period. An idle period of at least 200 $\mu$s is set up by the software in this application note. The required period differs with the SDRAM specification. Please refer to the manual for the SDRAM you are using.

To write to the SDRAM mode register, a mode-register setting (MRS) command is issued in combination with $\overline{CS3}$, RAS, CAS, and RDWR pins. The address latched at that time is used as the data for input to SDRAM. Table 3 shows the addresses to be accessed in writing to the SDRAM mode register when SDRAM is allocated to the CS3 space.

<table>
<thead>
<tr>
<th>Data Bus Width</th>
<th>CAS Latency</th>
<th>Burst Read/Single Write (Burst Length 1)</th>
<th>Burst Read/Burst Write (Burst Length 1)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Access Address</td>
<td>External Address Pin</td>
</tr>
<tr>
<td>16 bits</td>
<td>2</td>
<td>H'FEC1 5440</td>
<td>H'0000 0440</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>H'FEC1 5460</td>
<td>H'0000 0460</td>
</tr>
<tr>
<td>32 bits</td>
<td>2</td>
<td>H'FEC1 5880</td>
<td>H'0000 0880</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>H'FEC1 58C0</td>
<td>H'0000 08C0</td>
</tr>
</tbody>
</table>

In this application note, the following settings are made in the SDRAM mode register.

- Burst length: burst read/single write (burst length 1)
- Wrap type: sequential
- CAS latency: 2 cycles

As shown in table 3, these settings are written to the SDRAM mode register by writing a word with any value to H'FEC1 5080 (the data are ignored). In detail, the following commands are consecutively issued to the SDRAM.

1. All bank precharge command (PALL)
   - Idle cycles (Tpw) as specified by the TRP[1:0] bits in CS3WCR are inserted between the PALL and the first REF.
2. Auto-refresh command (REF; eight times)
   - Idle cycles (Trc) as specified by the TRC[1:0] bits in CS3WCR are inserted after the REF command is issued.
3. Mode-register setting command (MRS)
Figure 4 shows an example of timing in writing to the SDRAM mode register.

<table>
<thead>
<tr>
<th>SDRAM command</th>
<th>PALL</th>
<th>DESL</th>
<th>REF</th>
<th>DESL</th>
<th>Issuing REF command 8 times</th>
<th>REF</th>
<th>DESL</th>
<th>MRS</th>
<th>DESL</th>
</tr>
</thead>
<tbody>
<tr>
<td>A25 to A0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A12</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CS3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RAS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CAS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RDWR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DQMxx</td>
<td>(High)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>D31 to D0</td>
<td></td>
<td>Hi-Z</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- **PALL**: All banks precharge command
- **REF**: Auto-refresh command
- **MRS**: Mode register set command
- **DESL**: Deselect command

**Figure 4**  Example of Timing in Writing to the SDRAM Mode Register
2.4 Example of Bus State Controller Settings

Table 4 gives an example of bus state controller settings for bus-clock operation of the SH7730 at 66.66 MHz. For details on individual registers, please refer to the section on the bus state controller in the SH7730 Group Hardware Manual (REJ09B0359).

Table 4 Example of Bus State Controller Settings

<table>
<thead>
<tr>
<th>Name of Register</th>
<th>Address</th>
<th>Setting</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>CS2 space bus control register (CS2BCR)</td>
<td>H'FEC1 0008</td>
<td>H'36DB 0600</td>
<td>Retains the initial value</td>
</tr>
<tr>
<td>CS2 space wait control register (CS2WCR)</td>
<td>H'FEC1 0028</td>
<td>H'0000 0540</td>
<td>Retains the initial value</td>
</tr>
<tr>
<td>CS3 space bus control register (CS3BCR)</td>
<td>H'FEC1 000C</td>
<td>H'1000 4600</td>
<td>Specifies the idle cycles between write-read cycles and write-write cycles. IWW[2:0] = B'001: 1 cycle, Specifies the memory type TYPE[3:0] = B'0100: SDRAM, Specifies the data bus width BSZ[1:0] = B'11: 32-bit data bus width</td>
</tr>
<tr>
<td>CS3 space wait control register (CS3WCR)</td>
<td>H'FEC1 002C</td>
<td>H'0000 248A</td>
<td>Number of cycles from auto precharge /PRE command to ACTV command TRP[1:0] = B'01: 2 cycles, Number of cycles from ACTV command to READ(A)/WRITE(A) command TRCD[1:0] = B'01: 2 cycles, CAS latency of area 3 A3CL[1:0] = B'01: 2 cycles, Number of cycles from WRITA/WRIT command to auto precharge/PRE command TRWL[1:0] = B'10: 2 cycles, Number of cycles from REF command /self-refresh release to ACTV command TRC[1:0] = B'10: 6 cycles</td>
</tr>
<tr>
<td>SDRAM control register (SDCR)</td>
<td>H'FEC1 0044</td>
<td>H'0000 0809</td>
<td>Refresh control RFSH = 1: Refresh, RMODE = 0: Auto-refresh, Power-down mode PDOWN = 0: Does not place the SDRAM in power-down mode after access completion, Bank active mode BACTV = 0: Auto precharge mode, Number of row address bits for area 3 A3ROW[1:0] = B'01: 12 bits, Number of column address bits for area 3 A3COL[1:0] = B'01: 9 bits</td>
</tr>
<tr>
<td>Name of Register</td>
<td>Address</td>
<td>Setting</td>
<td>Function</td>
</tr>
<tr>
<td>------------------</td>
<td>----------</td>
<td>---------------------</td>
<td>-----------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>Refresh timer</td>
<td>H'FEC10048</td>
<td>H'A55A 0010*</td>
<td>• Compare match interrupt enable CMIE = 0: Disables the CMF interrupt request</td>
</tr>
<tr>
<td>control/status</td>
<td></td>
<td></td>
<td>• Clock select CKS[2:0] = B'010: Selects Bφ/16 as the clock</td>
</tr>
<tr>
<td>register (RTCSR)</td>
<td></td>
<td></td>
<td>• Refresh count RRC[2:0] = B'000: Once</td>
</tr>
<tr>
<td>Refresh</td>
<td>H'FEC10050</td>
<td>H'A55A 003E*</td>
<td>• 1 cycle = 1/(Bφ (66.66 MHz)/16) = 240 ns</td>
</tr>
<tr>
<td>time constant</td>
<td></td>
<td></td>
<td>• Interval between SDRAM-refresh requests: 64ms/4,096 cycles= 15.625 µs</td>
</tr>
<tr>
<td>register (RTCOR)</td>
<td></td>
<td></td>
<td>• Setting value of RTCOR = 15.625 µs ÷ 240 ns = 65 = H'41</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Note:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The setting in this application note is H'3E, since this leads to a reasonable margin for</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>the issuing of refresh requests (refer to section 2.5.3).</td>
</tr>
</tbody>
</table>

Note*: When writing, set the higher-order 16 bits of write data to H'A55A so that the write protection is canceled.
2.5 Settings of SDRAM Timing in the Application Note

To connect SDRAM, the number of wait cycles corresponding to the access speed (CAS latency) and other AC characteristics of the SDRAM in use must be set. The interval for refreshing must also be set. This section describes the main points regarding the settings in this application note for the cycles of waiting and refreshing.

In this application note, the bus clock for the SH7730 is set to 66.66 MHz (tcyc = 15 ns).

For AC characteristics of the SH7730 and SDRAM, refer to the datasheets for the individual devices. The SDRAM starts operating on a rising edge of CKO.

2.5.1 Description of Individual Cycles

1. The operation of SDRAM reading in this application note for the SH7730 is as follows.

   — Tr : An ACTV command is issued.
   — Trw : Wait cycles are inserted between the ACTV command and READ(A) or WRIT(A) command.
       The wait cycles are equivalent to the number set by the TRCD[1:0] bits in CS3WCR – 1.
   — Tc : A READ(A) command is issued.
   — Tcw : Wait cycles are inserted between the Tc and Td cycles. The wait cycles are equivalent to the
       number set for the CAS latency; the number of wait cycles for insertion is set by the
       A3CL[1:0] bits in CS3WCR.
   — Td : Read data are retrieved.
   — Tde : This is an idle cycle that is necessary for transfer of the read data within this LSI.
       One cycle must be allowed without fail for both burst-read and single-read operations.
   — Tap : This is a cycle of waiting for completion of auto-precharge.
       The wait cycles for insertion are equivalent to the number set by the TRP[1:0] bits in
       CS3WCR – 1.

2. The operation of SDRAM writing in this application note for the SH7730 is as follows.

   — Tr : An ACTV command is issued.
   — Trw : Wait cycles are inserted between the ACTV command and READ(A) or WRIT(A) command.
       The wait cycles are equivalent to the number set by the TRCD[1:0] bits in CS3WCR – 1.
   — Tc : A WRIT(A) command is issued.
   — Trwl : This is a cycle of waiting for activation of auto-precharge.
       The number of wait cycles for insertion is set by the TRWL[1:0] bits in CS3WCR.
   — Tap : This is a cycle of waiting for completion of auto-precharge.
       The wait cycles for insertion are equivalent to the number set by the TRP[1:0] bits in
       CS3WCR – 1.
2.5.2 Cycles of Waiting for Access

1. Set the cycle of waiting (Trw) between the Tr and Tc cycles.
2. Set the cycle of waiting (Tcw) between the Tc and Td cycles.
3. Set the cycle of waiting (Tap) between the Tde and Tr cycles.
4. Set the cycle of waiting (Trwl) until auto precharging is activated.

With this setting, it is confirmed that bus timings of the SH7730 and SDRAM are satisfied. (In this application note, the following settings are made: Trw = 1, Tcw = 1, Tap = 1, Trwl = 2, tcyc = 15 ns, and CL = 2.)

Furthermore, Tr, Tc, Td, and Tde used in the following formulae are tcyc.

- **tRC of the SDRAM (for read cycles)**
  \[
  tRC \text{ (min)} \leq (tcyc \times Trw) + (Tc) + (tcyc \times (CL - 1)) + (Td) + (Tde) + (tcyc \times Tap) + (Tr) \quad \ldots \quad \text{figure 5}
  \]
  Note: \( Tr = Tc = Td = Tde = tcyc \)

- **tRAS of the SDRAM (row activation time)**
  \[
  tRAS \text{ (min)} \leq (tcyc \times Trw) + (Tc) + (tcyc \times BL) \quad \ldots \quad \text{figure 6}
  \]
  Note: BC means the number of rounds of burst access (count of repetition of access with burst length 1).

- **tRCD of the SDRAM (delay time from RAS to CAS)**
  \[
  tRCD \text{ (min)} \leq (tcyc \times Trw) + (Tc) \quad \ldots \quad \text{figure 5}
  \]

- **tRP of the SDRAM (row precharge time for read cycles)**
  \[
  tRP \text{ (min)} \leq (tcyc \times (CL - 2)) + (Td) + (Tde) + (tcyc \times Tap) + (Tr) \quad \ldots \quad \text{figure 5}
  \]

- **tRC of the SDRAM (for write cycles)**
  \[
  tRC \text{ (min)} \leq (tcyc \times Trw) + (tcyc \times BC) + (tcyc \times Trwl) + (tcyc \times Tap) + (Tr) \quad \ldots \quad \text{figure 7}
  \]
  Note: BC means the number of rounds of burst access (count of repetition of access with burst length 1).

- **tRP of the SDRAM (row precharge time for write cycles)**
  \[
  tRP \text{ (min)} \leq (tcyc \times Tap) + (Tr) \quad \ldots \quad \text{figure 7}
  \]

- **tRDL of the SDRAM (write recovery time)**
  \[
  tRDL \text{ (min)} \leq (tcyc \times Trwl) \quad \ldots \quad \text{figure 7}
  \]

- **tDAL of the SDRAM (delay time from end of data input to Act)**
  \[
  tDAL \text{ (min)} \leq (tcyc \times Trwl) + (tcyc \times Tap) + (Tr) \quad \ldots \quad \text{figure 7}
  \]

- **tRRD of the SDRAM (delay time from Act to Act)**
  \[
  tRRD \text{ (min)} \leq (tcyc \times Tpw) + (Trr) \quad \ldots \quad \text{figure 9}
  \]
  Note: \( Tpw = Tap \)
2.5.3 Refresh Cycle

1. Set the interval (tREF) for refreshing of the SDRAM.
2. Set cycle of waiting (Trc) between auto-refresh cycles.

Confirm that these settings satisfy the bus-timing requirements of the SH7730 and SDRAM.

- tREF of the SDRAM (refresh intervals)
  \[ t_{REF} (\text{max}) \geq t_{cyc} \times C KS \times R T C O R \times R e f \_C y c \]

Note *: According to the SDRAM specification, refresh operations must be performed 4,096 times (Ref_Cyc) within the period of 64 ms (tREF). The value in the above formula must therefore satisfy this condition. The result under “Reference” below indicates that tREF (64 ms) ≥ 60.9 ms will meet the condition.

Reference

When Tcyc = 15 ns, CKS = 16, RTCOR = 62, and Ref_Cyc = 4,096,

- Period corresponding to number of clock cycles for the refresh counter: \( t_{cyc} \times C KS = 240 \) (ns)
- Interval between refreshing: \( t_{cyc} \times C KS \times R T C O R = 14.9 \) (µs)*
- Intervals corresponding to refreshing 4,096 times: \( t_{cyc} \times C KS \times R T C O R \times R e f \_C y c = 60.9 \) (ms)

Please note that when a refresh request is generated during a bus cycle, the refresh operation is halted until the end of the bus cycle. In consideration of such delays in the timing of refresh operations, the setting for RTCOR in this application note allows a reasonable margin.

- tRC of the SDRAM (for the refresh cycle)
  \[ t_{RC} (\text{min}) \leq (t_{cyc} \times Trc) + (Tr) \] ................................................................. (figure 9)

Note: Tr = Trc = tcyc
2.6 Timing Charts

Figure 5 shows the timing for single reading of the SDRAM with bus-clock operation at 66.66 MHz.
Figure 6 shows the timing for burst reading of the SDRAM (CL = 2).

Notes: 1. BC means the number of rounds of burst access (count of repetition of access with burst length 1).
2. Auto-precharge timing within the SDRAM when CL = 2

Figure 6  Timing for Burst Reading of the SDRAM
Figure 7 shows the timing for single writing of the SDRAM.

Figure 7  Timing for Single Writing of the SDRAM
Figure 8 shows the timing for burst writing of the SDRAM.

![Figure 8 Timing for Burst Writing of the SDRAM](image)

1 cycle = 15 ns

<table>
<thead>
<tr>
<th>CKO</th>
<th>AD</th>
<th>CS3</th>
<th>RDWR</th>
<th>RAS</th>
<th>CAS</th>
<th>DQMxx</th>
<th>D31 to D0</th>
<th>Command</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>IAD1</td>
<td>IAD1</td>
<td>IAD1</td>
<td>IAD1</td>
<td>IAD1</td>
<td>IAD1</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Notes:
1. BC means the number of rounds of burst access (count of repetition of access with burst length 1).
2. Auto-precharge timing within the SDRAM when CL = 2

AC characteristics of the SDRAM (K4S281632F-UC75)

*BC*
Figure 9 shows the timing for refreshing of the SDRAM.

![Figure 9  Timing for Refreshing of the SDRAM](image-url)

**Note:** XXX AC characteristics of the SDRAM (K4S281632F-UC75)
3. Documents for Reference

- Software Manual
  SH-4A Software Manual (REJ09B0003)
  The most up-to-date version of this document is available on the Renesas Technology Website.

- Hardware Manual
  SH7730 Group Hardware Manual (REJ09B0359)
  The most up-to-date versions of the documents are available on the Renesas Technology Website.
Website and Support

Renesas Technology Website
http://www.renesas.com/

Inquiries
http://www.renesas.com/inquiry
csc@renesas.com

Revision Record

<table>
<thead>
<tr>
<th>Rev.</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.00</td>
<td>Mar.27.09</td>
<td>First edition issued</td>
</tr>
</tbody>
</table>

All trademarks and registered trademarks are the property of their respective owners.
13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document.

11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.

12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.

13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document. Renesas semiconductor products, or if you have any other inquiries.