Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SH7263 Group

Display Operation of the LCD Controller

Introduction

This application note describes an example of setting up the LCD controller (LCDC) of the SH7263 to control a display panel. Please use the sample program for technical reference in software development.

Target Device

SH7263

Contents

| 1. | Preface | 2 |
|----|---------------------------------------|----|
| 2. | Description of the Sample Application | 3 |
| 3. | Documents for Reference | 29 |



1. Preface

1.1 Specifications

In this sample program, after release from a power on reset, peripheral modules are initialized and display operation of the LCD controller (LCDC) proceeds.

- The program is located in flash memory within the CS0 space.
- Synchronous DRAM (SDRAM) where display data are stored is connected to the CS3 space via a 16-bit bus.
- An LCD (TFT-LCD) panel is connected and the color depth is set to 16 bpp.
- Images are displayed at QVGA size (240 × 320 pixels).

1.2 Modules Used

- Clock pulse generator (CPG)
- Bus state controller (BSC)
- Pin function controller (PFC)
- LCD controller (LCDC)

1.3 Applicable Conditions

MCU SH7263 Operating frequency Internal clock: 200 MHz Bus clock: 66 MHz Peripheral clock: 33 MHz Evaluation board SH7263 evaluation board: R0K572630D001BR 16-MB SDRAM with fixed 16-bit bus: EDS1216AATA-75E available from Elpida Memory 4-MB NOR-type flash memory: M5M29KT331AVP available from Renesas Technology LCD panel Color TFT-LCD: H320 × V240 C compiler: SuperH RISC engine Family C/C++ Compiler Package Ver.9.01 Release01, available from Renesas Technology -cpu = sh2afpu -fpu = single -include = "\$(WORKSPDIR)\inc" -message Compiler options: -object = "\$(CONFIGDIR)\\$(FILELEAF).obj" -debug -gbr = auto -fpscr = safe -chgincpath -global_volatile = 0 -opt_range = all -infinite_loop = 0 $-del_vacant_loop = 0$ -struct_alloc = 1 -nologo

1.4 Related Application Note

The operation of the reference program for this document was confirmed with the setting conditions described in the application note *Example of Initial Configuration* for the SH7263/SH7203 (REJ06B0740). Please refer to that document in combination with this one.

2. Description of the Sample Application

This application note describes initialization for the control of an LCD display.

To execute this program, a separate initialization program that handles the minimum of settings for hardware initialization, such as the initialization of memory, is also required.

2.1 Overview of LCD Controller

A unified memory architecture is adopted for the LCD controller (LCDC) so that the image data for display is stored in system memory. The LCDC module reads data from system memory, uses the palette memory to determine the colors, then puts the display on the LCD panel. Furthermore, data for display on the LCD panel can be directly read from the system memory. The LCDC is connectable to LCD modules of the STN, dual-STN, and TFT type that employ a serial interface.

A certain area of SDRAM (CS3 space)* that has been connected to the CPU is used as video RAM (VRAM) for storing image data for display on the LCDC, which makes dedicated display memory unnecessary. Furthermore, the LCDC includes a 2.4-KB line buffer so that stable displays are possible.

Table 1 gives an outline of the LCDC functions and figure 1 is a block diagram of the LCDC.

Configurations of pins and registers are given in tables 2 and 3, respectively.

Note: * Display operation with the VRAM in SDRAM (CS2 space) or on-chip RAM is not possible.

| Features | Description | Note |
|---|---|---|
| Panel interface | Serial interface method | _ |
| Type of LCD | STN/Dual-STN/TFT | _ |
| Panel data format | 8/12/16/18-bit bus width | _ |
| Color mode | 4/8/15/16 bpp | _ |
| Grayscale mode | 1/2/4/6 bpp | _ |
| Panel size | 16×1 to $1,024 \times 1,024$ | _ |
| Color palette | 24 bits | 16 of the 24 bits are valid; R: 5/G: 6/B: 5 |
| Display in neutral colors for STN/DSTN panels | 24-bit space-modulation FRC with 8-bit RGB values for reduced flicker | Controller applies 65,536-color control for reduced flicker. |
| VRAM | A certain area of the synchronous DRAM (CS3 space) is used as VRAM. | Dedicated display memory is not required. |
| Line buffer | 2.4 KB | Display is stabilized. |
| Signal polarity | Programmable | A facility for inverting the levels of output signals is available. |
| Data format | The endian of bytes and a packed pixel method are selectable. | _ |
| Hardware-rotation mode Available | | The width for display on the panel before rotation must be within 320 pixels. |
| Interrupt | An interrupt can be generated at a user-specified position. | Tiering (flicker) is prevented. |

Table 1 Outline of the LCDC Functions








Table 2 Pin Configuration

| Pin Name | I/O | Function |
|------------------------|------------------|--|
| LCD_DATA15 to 0 | Output | Data for LCD panel |
| LCD_DON | Output | Display-on signal (DON) |
| LCD_CL1 | Output | Shift-clock 1 (STN/DSTN)/horizontal sync signal (HSYNC) (TFT) |
| LCD_CL2 | Output | Shift-clock 2 (STN/DSTN)/dot clock (DOTCLK) (TFT) |
| LCD_M_DISP | Output | LCD current-alternating signal/DISP signal |
| LCD_FLM | Output | First line marker/vertical sync signal (VSYNC) (TFT) |
| LCD_VCPWC | Output | LCD-module power control (VCC) |
| LCD_VEPWC | Output | LCD-module power control (VEE) |
| LCD_CLK | Input | LCD clock-source input |
| LCD_VCPWC LCD_VEPWC | Output Output | LCD-module power control (VCC) LCD-module power control (VEE) |



Table 3 Register Configuration

| Register Name | Abbreviation | R/W | Initial Value | Address | Access Size |
|--|---------------------|-----|---------------|-------------------------------|----------------|
| LCDC input clock register | LDICKR | R/W | H'0101 | H'FFFF FC00 | 16 |
| LCDC module type register | LDMTR | R/W | H'0109 | H'FFFF FC02 | 16 |
| LCDC data format register | LDDFR | R/W | H'000C | H'FFFF FC04 | 16 |
| LCDC scan mode register | LDSMR | R/W | H'0000 | H'FFFF FC06 | 16 |
| LCDC start address register for upper display panel data fetch | LDSARU | R/W | H'0C00 0000 | H'FFFF FC08 | 32 |
| LCDC start address register for lower display panel data fetch | LDSARL | R/W | H'0C00 0000 | H'FFFF FC0C | 32 |
| LCDC line address offset register for display panel fetch data | LDLAOR | R/W | H'0280 | H'FFFF FC10 | 16 |
| LCDC palette control register | LDPALCR | R/W | H'0000 | H'FFFF FC12 | 16 |
| Palette data registers 00 to FF | LDPR00 to LDPRFF | R/W | _ | H'FFFF F800 to H'FFFF FBFC | 32 |
| LCDC horizontal character number register | LDHCNR | R/W | H'4F52 | H'FFFF FC14 | 16 |
| LCDC horizontal sync signal register | LDHSYNR | R/W | H'0050 | H'FFFF FC16 | 16 |
| LCDC vertical display line number register | LDVDLNR | R/W | H'01DF | H'FFFF FC18 | 16 |
| LCDC vertical total line number register | LDVTLNR | R/W | H'01DF | H'FFFF FC1A | 16 |
| LCDC vertical sync signal register | LDVSYNR | R/W | H'01DF | H'FFFF FC1C | 16 |
| LCDC AC modulation signal toggle line number register | LDACLNR | R/W | H'000C | H'FFFF FC1E | 16 |
| LCDC interrupt control register | LDINTR | R/W | H'0000 | H'FFFF FC20 | 16 |
| LCDC power management mode register | LDPMMR | R/W | H'0010 | H'FFFF FC24 | 16 |
| LCDC power-supply sequence period register | LDPSPR | R/W | H'F60F | H'FFFF FC26 | 16 |
| LCDC control register | LDCNTR | R/W | H'0000 | H'FFFF FC28 | 16 |
| LCDC user specified interrupt control register | LDUINTR | R/W | H'0000 | H'FFFF FC34 | 16 |
| LCDC user specified interrupt line number register | LDUINTLNR | R/W | H'004F | H'FFFF FC36 | 16 |
| LCDC memory access interval number register | LDLIRNR | R/W | H'0000 | H'FFFF FC40 | 16 |



2.2 Example of Circuitry for LCD Connection

2.2.1 Connecting the Evaluation Circuit for LCD

The LCD panel (TFT-LCD) which is used in this sample program accepts 16-bit RGB data for a display at the QVGA size. SDRAM in the CS3 space (0x0C00 0000 to 0x0FFF FFFF: cache enabled space, or 0x2C00 0000 to 0x2FFF FFFF: cache disabled space) is used as VRAM, i.e. memory for the storage of image data for display.

Figure 2 shows the hardware configuration for this sample application.




Figure 2 Hardware Configuration for the Sample Application



2.2.2 Connection with the LCD Panel

Figure 3 shows an example of connection with the LCD panel used in this sample application.

| SH7 | 263 | | LCD panel (TFT-LCD) |
|------------------|---|--|--|
| | LCD_DATA15 | | R5 (MSB) R4 |
| Red [5 bits] | LCD_DATA13 - LCD_DATA12 - LCD_DATA11 - | • | R3 R2 R1 |
| Green [6 bits] ≺ | <pre> (LCD_DATA10 - LCD_DATA9 - LCD_DATA8 - LCD_DATA7 - LCD_DATA6 - LCD_DATA5 - LCD_DATA5 - LCD_DATA4 - LCD_DATA3 - </pre> | | R0 (LSB)* ¹ G5 (MSB) G4 G3 G2 G1 G0 (LSB) B5 (MSB) B4 |
| Blue [5 bits] ≺ | LCD_DATA2 - LCD_DATA1 - LCD_DATA0 - LCD_DON - | X | B3 B2 B1 B0 (LSB)* ¹ |
| | LCD_CL2 - LCD_CL1 - LCD_FML - | X X | DCLK |
| | LCD_M_DISP - LCD_VCPWC - LCD_VEPWC - | X X | DTMG |
| R-G-B [5:6:5] | = 16 bpp | | |
| Gn: G | ed data signal Green data signal lue data signal | DCLK: Dot clock DTMG: Display timing signal (internal vertical synchronization is obtain | ied from this signal). |
| Note: 1. Pins R |) and B0 are pulled | d down, pulled up, or short-circuited with pins | R1 and B1. |

Figure 3 Example of Connection with the LCD Panel

Table 4 List of LCD Pins

| Pin Name | Function |
|-----------------|--|
| LCD_DATA15 to 0 | Data for LCD panel |
| LCD_DON | LCD display-on signal |
| LCD_CL1 | Shift-clock 1: horizontal sync signal |
| LCD_CL2 | Shift-clock 2: dot clock |
| LCD_M_DISP | LCD current-alternating signal |
| LCD_FLM | First line marker (vertical sync signal) |
| LCD_VCPWC | LCD-module power control (VCC) |
| LCD_VEPWC | LCD-module power control (VEE) |
| LCD_CLK | LCD clock-source input |



2.2.3 Example of Clock and LCD Data Signals

Figure 4 shows an example of LCD data signals.

| DOTCLK | | | | | | | | | |
|------------|-----------|-----|---------------|-----|---------------|-----|---------------|-----|-----------|
| LCD_CL2 | | | | | | | | | |
| LCD_DATA15 | \subset | R05 | \rightarrow | R15 | \rightarrow | R25 | \rightarrow | R35 | \supset |
| LCD_DATA14 | \subset | R04 | \rightarrow | R14 | \rightarrow | R24 | \rightarrow | R34 | \supset |
| LCD_DATA13 | \subset | R03 | \rightarrow | R13 | \rightarrow | R23 | \rightarrow | R33 | \supset |
| LCD_DATA12 | \subset | R02 | \rightarrow | R12 | \rightarrow | R22 | \rightarrow | R32 | \supset |
| LCD_DATA11 | \subset | R01 | \rightarrow | R11 | \rightarrow | R21 | \rightarrow | R31 | \supset |
| LCD_DATA10 | \subset | G05 | \rightarrow | G15 | \rightarrow | G25 | \rightarrow | G35 | \supset |
| LCD_DATA9 | \subset | G04 | \rightarrow | G14 | \rightarrow | G24 | \rightarrow | G34 | \supset |
| LCD_DATA8 | \subset | G03 | \rightarrow | G13 | \rightarrow | G23 | \rightarrow | G33 | \supset |
| LCD_DATA7 | \subset | G02 | \rightarrow | G12 | \rightarrow | G22 | \rightarrow | G32 | \supset |
| LCD_DATA6 | \subset | G01 | \rightarrow | G11 | \rightarrow | G21 | \rightarrow | G31 | \supset |
| LCD_DATA5 | \subset | G00 | \rightarrow | G10 | \rightarrow | G20 | \rightarrow | G30 | \supset |
| LCD_DATA4 | \subset | B05 | \rightarrow | B15 | \rightarrow | B25 | \rightarrow | B35 | \supset |
| LCD_DATA3 | \subset | B04 | \rightarrow | B14 | \rightarrow | B24 | \rightarrow | B34 | \supset |
| LCD_DATA2 | \subset | B03 | \rightarrow | B13 | \rightarrow | B23 | \rightarrow | B33 | \supset |
| LCD_DATA1 | \subset | B02 | \rightarrow | B12 | \rightarrow | B22 | \rightarrow | B32 | \supset |
| LCD_DATA0 | \subset | B01 | \rightarrow | B11 | \rightarrow | B21 | \rightarrow | B31 | \supset |

Figure 4 Example of LCD Data Signals (Color TFT Module for a 16-Bit Data Bus)



2.3 Outline of Areas

The SH7263 has a 32-bit address space that is divided into cacheable space, non-cacheable space, and internal space (on-chip RAM, on-chip peripheral modules, reserved) by the higher-order bits.

Figure 5 shows the memory map for the sample application.




Figure 5 Memory Map for the Sample Application

2.4 Description of Operation

2.4.1 Bus Occupancy Ratio

This LCDC is capable of controlling displays with up to $1,024 \times 1,024$ dots and 16 bpp (bits per pixel). The image data for display is stored in VRAM, which is shared with the CPU. This LCDC should read the data from VRAM before display.

SH7263 has a maximum 32-burst memory read operation and a 2.4-Kbyte line buffer, so although a complete breakdown of the display is unlikely, there may be some problems with the display depending on the combination. A recommended size at the frame rate of 60 Hz is 320×240 dots in 16 bpp or 640×480 dots in 8 bpp.

As a rough standard, the bus occupancy ratio shown below should not exceed 40%.

Bus occupancy ratio (%) = CKIO (Hz) × Bus width (bit) Overhead coefficient × Total number of display pixels ((HDCN + 1) × 8 × (VDLN + 1)) × Frame rate (Hz) × Number of colors (bpp) × 100 × 100


The overhead coefficient becomes 1.375 when the CL2 SDRAM is connected to a 32-bit data bus and 1.188 when connected to a 16-bit data bus. The data bus width of the SDRAM used in this sample program is fixed at 16 bits. The overhead coefficient, therefore, is 1.118.


Table 5 gives bus occupancy ratio of the sample program and figure 6 shows the timing where the display is valid, retrace periods, and so on.

Table 5 Bus Occupation Ratio of the Sample Program

| Overhead coefficient | CL2 16-bit bus | 1.118 |
|---|---------------------------------------|-------------|
| Number of horizontal characters for display | 240 dots = (HDCN + 1) \times 8 dots | HDCN = 29 |
| Number of lines for display vertically | 320 lines = VDLN + 1 | VDLN = 319 |
| Frame rate | _ | 60 Hz |
| Number of colors | R-G-B [5:6:5] | 16 bpp |
| СКІО | Bus clock | 66 MHz (Βφ) |
| Bus occupation ratio | 7.80% | |

Note: HDCN is specified by the number of characters for display (in 8-bit units) - 1.







2.4.2 Color Palette Specification

Color palette registers are not set in the sample application. If a color palette is to be used, make settings with reference to the description below.

(1) Color Palette Register

This LCDC has a color palette which outputs 24 bits of data per entry and is able to simultaneously hold 256 entries. The color palette thus allows the simultaneous display of 256 colors chosen from among 16-M colors.

The procedure below may be used to set up color palettes at any time.

Figure 7 shows the data format for a color-palette entry and table 6 indicates the arrangement of settings in a color-palette register.

- 1. Set the PALEN bit in the LDPALCR to 0 (initial value); normal display operation.
- 2. Access LDPALCR and set the PALEN bit to 1; enter color-palette setting mode after three cycles of peripheral clock.
- 3. Access LDPALCR and confirm that the PALS bit is 1.
- 4. Access LDPR00 to LDPRFF and write the required values to the PALD00 to PALDFF bits.
- 5. Access LDPALCR and clear the PALEN bit to 0; return to normal display mode after a single cycle of peripheral clock.

A 0 is output on the LCDC display data output (LCD_DATA) while the PALS bit in LDPALCR is set to 1.




Figure 7 Data Format for Color-Palette Entry



| Bit | Bit Name | Color Data | Color | Monochrome |
|----------|----------|--------------|---|---|
| 31 to 24 | _ | _ | Read-only bits, so writing is not possible. | Read-only bits, so writing is not possible. |
| 23 | PALDnn23 | R data | Setting for R data | Don't care |
| 22 | PALDnn22 | — | | |
| 21 | PALDnn21 | | | |
| 20 | PALDnn20 | — | | |
| 19 | PALDnn19 | | | |
| 18 | PALDnn18 | — | • When the setting is 0, | |
| 17 | PALDnn17 | — | write 0. | |
| 16 | PALDnn16 | _ | • When the setting is a value other than 0, write 1 or 0. | |
| 15 | PALDnn15 | G data | Setting for G data | - |
| 14 | PALDnn14 | _ | - | |
| 13 | PALDnn13 | _ | | |
| 12 | PALDnn12 | _ | | |
| 11 | PALDnn11 | _ | | |
| 10 | PALDnn10 | _ | | |
| 9 | PALDnn9 | _ | • When the setting is 0, | |
| 8 | PALDnn8 | _ | write 0. When the setting is a value other than 0, write 1 or 0. | |
| 7 | PALDnn7 | (Color) | Setting for B data | Setting for M data |
| 6 | PALDnn6 | B data | | |
| 5 | PALDnn5 | _ | | |
| 4 | PALDnn4 | (Monochrome) | | |
| 3 | PALDnn3 | M data | | |
| 2 | PALDnn2 | _ | • When the setting is 0, | • When the setting is 0, |
| 1 | PALDnn1 | — | write 0. | write 0. |
| 0 | PALDnn0 | _ | • When the setting is a value other than 0, write 1 or 0. | • When the setting is a value other than 0, write or 0. |

Table 6 Settings of a Color Palette Register (PALDnn Color/Gradation)

For details on the settings, see the description of color-palette specification in the SH7263 Group Hardware Manual (REJ09B0290).

RENESAS

2.4.3 Notes on Usage

- Follow the procedure below to halt access to VRAM for storing display data (synchronous DRAM in the CS3 space).
 - 1. Confirm that the LPS1 and LPS0 bits in LDPMMR are currently set to 1.
 - 2. Clear the DON bit in LDCNTR to 0 (display-off mode).
 - 3. Confirm that the LPS1 and LPS0 bits in LDPMMR have changed to 0.
 - 4. Wait for the display time for a single frame to elapse.

This halting procedure is required before selecting self-refreshing for the display data storage VRAM (synchronous DRAM in area 3) or making a transition to standby mode or module standby mode.

- Do not access SDRAM before it is initialized. In the sample application, areas of the SDRAM are used after the bus state controller (BSC) has been initialized by the HardwareSetup function. Please note that if non-initialized SDRAM is used, errors in operation will occur.
- Do not locate the S section (i.e. the stack area) in SDRAM. The value set in the table for reset vectors (last address of the S section + 1) is set as the initial value of the stack pointer. Although there is no problem for the sample application since the S section is in on-chip RAM, if the S section had been placed in SDRAM, access to non-initialized SDRAM would be made when functions of the initialization program are called.
- Do not access the static variable area before execution of the INITSCT function. Execution of the INITSCT function initializes the static area for the C language. Please note that values are undefined for access before execution of the function.
- Do not place the image data area in a cache-enabled space. If the image data area (B_IMAGE_AREA section) is located in a cache-enabled space, data will not be correctly displayed on the LCD panel due to problems with coherence.



2.4.4 Sections

Table 7 gives allocation of sections which have been applied in the sample program.

Table 7 Allocation of Sections

| Section Name Application of Section | | Allocation Address | Address Space |
|-------------------------------------|--|--------------------|----------------------|
| DVECTTBL Table for reset vector | | H'0000 0000 | CS0 space |
| DINTTBL | Table for interrupt vectors | - | (Cache-enabled) |
| PResetPRG | Reset program | H'0000 0800 | |
| PIntPRG | Interrupt function | - | |
| Р | Program area (in cases where no different specification is made) | H'0000 1000 | |
| С | Constant area | - | |
| C\$BSEC | Address structure for non- | - | |
| | initialized data | _ | |
| C\$DSEC | Address structure for initialized data | | |
| D | Initialized data (initial value) | H'203F F000 | CS0 space (Flash) |
| PCACHE | Program area (cache disabled space) | - | (Cache-disabled) |
| B_IMAGE_AREA | Image data area (non-initialized data area) | H'2C00 0000 | CS3 space (SDRAM) |
| В | Non-initialized data area | - | (Cache-disabled) |
| RINTTBL | Table for interrupt vector | H'FFF8 0000 | On-chip RAM |
| R | Initialized-data area | - | |
| S | Stack area | H'FFF8 FC00 | |

Note: For details on the settings, see the SuperH RISC engine C/C++ Compiler, Assembler, Optimizing Linkage Editor Compiler Package V.9.01 User's Manual (REJ10J1571)

2.5 Operation of the Sample Program

The initialization program consists of several source files, including resetprg.c, which includes the PowerON_Reset_PC function that is executed after power is supplied, and hwsetup.c, which includes hardware initialization functions. An overview of the configuration of the main source files follows.

Figure 8 shows the flow of processing by the reset program, figure 9 shows the flow of processing by hardware initialization functions, figure 10 shows the flow of processing by the "main" function, figures 11, 12 and 13 show the flow for initialization of the LCDC, and figure 14 shows the flow for the setting of color patterns. Furthermore, figures 15 and 16 show the flow for terminating and starting display control by the LCDC, respectively.




Figure 8 Flow of Processing by the Reset Program






Figure 9 Flow of Processing by Hardware Initialization Function




Figure 10 Flow of Processing by the "main" Function






Figure 11 Flow for Initialization of the LCDC (1)

RENESAS




Figure 12 Flow for Initialization of the LCDC (2)






Figure 13 Flow for Initialization of the LCDC (3)








Figure 14 Flow for the Setting the Color Patterns










Figure 16 Flow for Starting Display Control by the LCDC



2.6 Register Settings Used in Sample Program

2.6.1 Modules (CPG, BSC, PFC)

Table 8 lists register settings for individual modules other than the LCDC.

Table 8 Register Settings for Individual Modules

| Module | Description | Setting Value |
|--------|--|---------------------------------|
| CPG | Internal clock: 200 MHz | FRQCR = H'1104 |
| | Bus clock: 66 MHz | |
| | Peripheral clock: 33 MHz | |
| BSC | CS0 space (flash memory) | |
| | • Specifies the idle period between writing and reading, | CS0BCR = H'1000 0400 |
| | and between writing and writing: 1 cycle | |
| | Specifies the data bus width: 16 bits | |
| | Cycles of delay for assertion: 1.5 | CS0WCR = H'0000 0AC1 |
| | Access wait cycles: 5 | |
| | Cycles of delay for negation: 1.5 | |
| | CS3 space (SDRAM) | |
| | Specifies memory: SDRAM | CS3BCR = H'0000 4400 |
| | Specifies the data bus width: 16 bits | |
| | Cycles of waiting for pre-charge: 1 | CS3WCR = H'0000 2892 |
| | Wait cycles from the ACTV command to READ or | |
| | Write command: 2 | |
| | CAS latency: 2 cycles | |
| | Cycles of waiting for pre-charge activation: 2 | |
| | Cycles for the REF command or release from self- | |
| | refresh: 5 | |
| | Refresh control (refreshing proceeds): Auto-refresh | SDCR = H'0000 0809 |
| | Bank active mode: Auto-precharge | |
| | Number of row address bits for area 3: 12 | |
| | Number of column address bits for area 3: 9 | |
| | Clock select: B | RTCSR = H'A55A 0010 |
| | Refresh count: 1 time | |
| | Refresh interval: 65 (0x41) cycles/refresh | RTCOR = H'A55A 0041 |
| | AC characteristics switching: Switching is performed and delay time is extended. | RTCSR = H'A55A 0010 |
| PFC | Settings for address bus, data bus, and LCD control pins f | or use in the CS0 to CS3 spaces |
| | LCDC pins:LCD_DATA15 to LCD_DATA0 | PFCRH2 = H'2222 |
| | LCD_DON | PFCRH1 = H'2222 |
| | LCD_CLK, LCD_CK1, LCD_CK2 | PFCRL4 = H'2222 |
| | LCD_M_DISP | PFCRL3 = H'2222 |
| | LCD_FLM | PFCRL2 = H'2222 |
| | LCD_VCPWC, LCD_VEPWC | PFCRL1 = H'2222 |
| | External memory pins: CS3 | PCCRL4 = H'0011 |
| | CKE | PCCRL3 = H'0011 |
| | RAS, CAS | PCCRL2 = H'0011 |
| | RD/WR | PCCRL1 = H'1010 |
| | WEO, WE1 | PECRL1 = H'0100 |
| | WE0, WE1 | |



2.6.2 LCD Controller

Tables 9 to 14 list register settings for the LCDC.

Table 9 Register Configuration (1)

| Register Name | Bit Name | Address | Setting Value | Description |
|------------------|-------------|-------------|------------------|---|
| LDICKR | ICKSEL[1:0] | H'FFFF FC00 | H'1006 | Input clock select |
| | | | | B'01: Peripheral clock is selected |
| | DCDR[5:0] | - | | Clock division ratio |
| | | | | B'000110: 1/6 (5.5 MHz) |
| LDMTR | FLMPOL | H'FFFF FC02 | H'C02B | FLM (vertical sync signal) polarity select |
| | | | | B'1: LCD_FLM pulse is low active |
| | CL1POL | - | | CL1 (horizontal sync signal) polarity select |
| | | | | B'1: LCD_CL1 pulse is low active |
| | DISPPOL | - | | DISP (display enable) polarity select |
| | | | | B'0: LCD_M_DISP is high active |
| | DPOL | - | | Display data polarity select |
| | | | | B'0: LCD_DATA is high active, transparent-type LCD |
| | | | | panel |
| | MCNT | - | | M Signal control |
| | | | | B'0: M (AC line modulation) signal is output |
| | CL1CNT | - | | CL1 (horizontal sync signal) control |
| | | | | B'0: CL1 is output during vertical retrace period |
| | CL2CNT | - | | CL2 (dot clock of LCD module) control |
| | | | | B'0: CL2 is output during vertical and horizontal retrace |
| | | | | periods |
| | MIFTYP[5:0] | - | | Module interface type select |
| | | | | B'101011: Color TFT for a 16-bit data bus |
| LDDFR | PABD | H'FFFF FC04 | H'002D | Byte data pixel alignment |
| | | | | B'0: Big endian for byte data |
| | DSPCOLOR | - | | Display color select |
| | [6:0] | | | B'0101101: Color, 64 Kcolors (R-G-B: 5-6-5), 16 bpp |
| LDSMR | ROT | H'FFFF FC06 | H'0000 | Rotation module select |
| | | | | B'0: Not rotated |
| | AU[1:0] | - | | Access unit select |
| | | | | B'00: 4-burst |
| LDSARU | SAU25 to | H'FFFF FC08 | H'0C00 0000 | Start address for upper display data fetch |
| | SAU4 | | | H'0C00 0000: |
| | | | | The start address for data fetch of the display data |
| | | | | must be set within the synchronous DRAM area of |
| | | | | area 3. |
| LDSARL | SAL25 to | H'FFFF FC0C | _ | Start address for lower panel display data fetch |
| | SAL4 | | | TFT: Cannot be used |
| | | | | The start address for data fetch of the display data |
| | | | | must be set within the synchronous DRAM area of |
| | 1.10/- | | 1.110.000 | area 3. |
| LDLAOR | LAO15 to | H'FFFF FC10 | H'0200 | Line address offset |
| | LAO0 | | | $256 \times 2 = H'0200$ |
| | | | | A power-of-two greater than the width of the image |
| | | | | (240 pixels in this sample application) is |
| | | | | recommended. Since the recommended value is set, |
| | | | | the setting is 512. |



Table 10 Register Configuration (2)

| Register Name | Bit Name | Address | Setting Value | Description |
|------------------|------------------|----------------|------------------|--|
| LDPALCR | PALS | H'FFFF FC12 | H'0000 | Palette state |
| | | | | B'0: Display mode: LCDC uses the palette |
| | PALEN | _ | | Palette read/write enable |
| | | | | B'0: Request for transition to normal display mode |
| LDPR00 to | PALDnn23 | H'FFFF F800 to | | Palette data |
| LDPRFF | to PALDnn0 | H'FFFF FBFC | | Since a palette is not to be used, no setting is made. |
| LDHCNR | HDCN7 | H'FFFF FC14 | H'1D20 | Horizontal display character number |
| | HDCN6 | | | Setting for the number of horizontal display characters |
| | HDCN5 | | | (unit: character = 8 dots) |
| | HDCN4 | | | Since the width of the panel in this sample application |
| | HDCN3 | | | is 240 pixels, the setting is as follows: |
| | HDCN2 | | | HDCN = (the number of display characters) - 1 |
| | HDCN1 | | | = (240/8) – 1 = 29 = H'1D. |
| | HDCN0 | _ | | |
| | HTCN7 | - | | Horizontal total character number |
| | HTCN6 | | | Setting for the number of total horizontal characters |
| | HTCN5 | | | (unit: character = 8 dots) |
| | HTCN4 | | | The minimum horizontal retrace period is three |
| | HTCN3 | | | characters (24 dots). In this sample program, the |
| | HTCN2 | | | horizontal retrace period is set to 10 characters (80 |
| | HTCN1 | | | dots). |
| | HTCN0 | | | Setting is made as follows; |
| | | | 1.1100000 | HTCN = [(240/8) - 1] + 3 = 32 = H'20. |
| LDHSYNR | HSYNW3 | H'FFFF FC16 | H'0022 | Horizontal sync signal width |
| | HSYNW2 HSYNW1 | | | Setting for the width of the horizontal sync signals (CL1 and Hsync) (unit: character = 8 dots) |
| | HSYNW0 | | | HSYNW = (horizontal sync signal width) $- 1 = (8 \text{ dots}/8)$ |
| | | _ | | dots/character) - 1 = 0 |
| | HSYNP7 | | | Horizontal sync signal output position |
| | HSYNP6 | | | Setting for the output position of the horizontal sync |
| | HSYNP5 | | | signals (unit: character = 8 dots) |
| | HSYNP4 | | | Specify the value of (horizontal sync signal output |
| | HSYNP3 | | | position = 1. |
| | HSYNP2 | | | HSYNP = [(272/8) + 1] – 1 = H'22 |
| | HSYNP1 | | | |
| | HSYNP0 | | | |
| LDVDLNR | VDLN10 | H'FFFF FC18 | H'013F | Vertical display line number |
| | VDLN9 | | | Setting for the number of vertical display lines (unit: |
| | VDLN8 | | | |
| | VDLN7 | | | Specify the value of (line number for display) – 1. |
| | VDLN6 | | | VDLN = 320 – 1 = H'013F |
| | VDLN5 | | | |
| | VDLN4 | | | |
| | VDLN3 | | | |
| | VDLN2 | | | |
| | VDLN1 | | | |
| | VDLN0 | | | |



Table 11 Register Configuration (3)

| Register | | | Setting | |
|----------|----------|-------------|---------|---|
| Name | Bit Name | Address | Value | Description |
| LDVTLNR | VTLN10 | H'FFFF FC1A | H'0143 | Vertical total line number |
| | VTLN9 | | | Setting for the total number of vertical display lines |
| | VTLN8 | | | (unit: line) |
| | VTLN7 | | | Specify the value of (the number of total line) – 1. |
| | VTLN6 | | | The minimum for the total number of vertical lines is 2 |
| | VTLN5 | | | lines. The following conditions must be satisfied: VTLN |
| | VTLN4 | | | \geq VDLN, VTLN \geq 1. |
| | VTLN3 | | | VDLN = 324 – 1 = H'0143 |
| | VTLN2 | | | |
| | VTLN1 | | | |
| | VTLN0 | | | |
| LDVSYNR | VSYNW3 | H'FFFF FC1C | H'1143 | Vertical sync signal width |
| | VSYNW2 | | | Setting for the width of the vertical sync signals (FLM |
| | VSYNW1 | | | and Vsync) (unit: line) |
| | VSYNW0 | | | Specify the value of (the vertical sync signal width) $- 1$. |
| | | | | Since the vertical sync signal width is two lines, the |
| | | | | setting is as follows; VSYNW = $(2 - 1) = H'01$. |
| | VSYNP10 | | | Vertical sync signal output position |
| | VSYNP9 | | | Setting for the output position of the vertical sync |
| | VSYNP8 | | | signals (FLM and Vsync) (unit: line) |
| | VSYNP7 | | | Specify the value of (vertical sync signal output |
| | VSYNP6 | | | position) – 2. |
| | VSYNP5 | | | DSTN should be set to an odd number value. It is |
| | VSYNP4 | | | handled as (setting value + 1) / 2. |
| | VSYNP3 | | | For an 320-line LCD module and a vertical retrace |
| | VSYNP2 | | | period of 0 lines (in other words, VTLN = 323 and the |
| | VSYNP1 | | | vertical sync signal is active for the first line): |
| | VSYNP0 | | | Single display |
| | | | | $VSYNP = [(1 - 1) + VTLN] \mod (VTLN + 1)$ |
| | | | | $= [(1 - 1) + 323] \mod (324 + 1)$ |
| | | | | = 323mod324 = 323 = H'143 |
| LDACLNR | ACLN4 | H'FFFF FC1E | — | AC line number |
| | ACLN3 | | | Settings for the numbers of lines where the LCD |
| | ACLN2 | | | current alternating signal of the LCD module is toggled |
| | ACLN1 | | | (unit: line). |
| | ACLN0 | | | Specify the value of (line number for toggling) -1 . |
| | | | | This is not used in the sample application. |



Table 12 Register Configuration (4)

| Register Name | Bit Name | Address | Setting Value | Description |
|------------------|----------|-------------|------------------|--|
| LDINTR | MINTEN | H'FFFF FC20 | H'0000 | Memory access interrupt enable |
| | | | | B'0: Disables an interrupt generation |
| | FINTEN | _ | | Frame end interrupt enable |
| | | | | B'0: Disables an interrupt generation |
| | VSINTEN | | | Vsync starting point interrupt enable |
| | | | | B'0: Disables an interrupt generation |
| | VEINTEN | _ | | Vsync ending point interrupt enable |
| | | | | B'0: Disables an interrupt generation |
| | MINTS | _ | | Memory access interrupt state |
| | | | | Indicates the memory access interrupt handling state. |
| | FINTS | | | Flame end interrupt state |
| | - | | | Indicates the flame end interrupt handling state. |
| | VSINTS | | | Vsync start interrupt state |
| | | | | Indicates the LCDC's Vsync start interrupt handling |
| | | | | state. |
| | VEINTS | _ | | Vsync end interrupt state |
| | 12 | | | Indicates the LCDC's Vsync end interrupt handling |
| | | | | state. |
| LDPMMR | ONC3 | H'FFFF FC24 | H'FF70 | LCDC power-on sequence period |
| | ONC2 | | | Set the period from LCD_VEPWC assertion to |
| | ONC1 | | | LCD_DON assertion in the power-on sequence of the |
| | ONC0 | | | LCD module in frame units. |
| | 01100 | | | Specify the value of (the period) – 1. |
| | | | | For details, see the figures "Power Supply Control |
| | | | | Sequence and States of the LCD Module" in the |
| | | | | SH7263 Group Hardware Manual (REJ09B0290). |
| | OFFD3 | | | LCDC power-off sequence period |
| | OFFD2 | | | Set the period from LCD_DON negation to |
| | OFFD1 | | | LCD_VEPWC negation in the power-off sequence of |
| | OFFD0 | | | the LCD module in frame units. |
| | | | | Specify the value of (the period) – 1. |
| | | | | For details, see the figures "Power Supply Control |
| | | | | Sequence and States of the LCD Module" in the |
| | | | | SH7263 Group Hardware Manual (REJ09B0290). |
| | VCPE | | | LCD_VCPWC pin enable |
| | | | | B'1: Sets whether or not to enable a power-supply control sequence using the LCD_VCPWC pin. |
| | VEPE | _ | | LCD_VEPWC pin enable |
| | | | | B'1: Sets whether or not to enable a power-supply control sequence using the LCD_VEPWC pin. |
| | DONE | | | LCD_DON pin enable |
| | DONE | | | B'1: Sets whether or not to enable a power-supply |
| | | | | control sequence using the LCD_DON pin. |
| | LPS[1:0] | | | LCD module power-supply input state |
| | | | | B'00: Indicates the power-supply input state of the LCD module when using the power-supply control function. |



Table 13 Register Configuration (5)

| Register | | | Setting | |
|----------|----------|-------------|------------|---|
| Name | Bit Name | Address | Value | Description |
| LDPSPR | ONA3 | H'FFFF FC26 | H'0000 | LCDC power-on sequence period |
| | ONA2 | | | Set the period from LCD_VCPWC assertion to starting |
| | ONA1 | | | output of the display data (LCD_DATA) and timing signals |
| | ONA0 | | | (LCD_FLM, LCD_CL1, LCD_CL2, and LCD_M_DISP) in the |
| | | | | power-on sequence of the LCD module in frame units. |
| | | | | Specify the value of (the period) – 1. |
| | ONB3 | | | LCDC power-on sequence period |
| | ONB2 | | | Set the period from starting output of the display data |
| | ONB1 | | | (LCD_DATA) and timing signals (LCD_FLM, LCD_CL1, |
| | ONB0 | | | LCD_CL2, and LCD_M_DISP) to the LCD_VEPWC |
| | | | | assertion in the power-on sequence of the LCD module in frame units. Specify the value of (the period) – 1. |
| | OFFE3 | _ | | LCDC power-off sequence period |
| | OFFE2 | | | Set the period from LCD_VEPWC negation to stopping |
| | OFFE1 | | | output of the display data (LCD_DATA) and timing signals |
| | OFFE0 | | | (LCD_FLM, LCD_CL1, LCD_CL2, and LCD_M_DISP) in the |
| | | | | power-off sequence of the LCD module in frame units. |
| | | | | Specify the value of (the period) – 1. |
| | OFFF3 | | | LCDC power-off sequence period |
| | OFFF2 | | | Set the period from stopping output of the display data |
| | OFFF1 | | | (LCD_DATA) and timing signals (LCD_FLM, LCD_CL1, |
| | OFFF0 | | | LCD_CL2, and LCD_M_DISP) to LCD_VCPWC negation in |
| | | | | the power-off sequence of the LCD module in frame units. |
| | | | | Specify the value of (the period) – 1. |
| LDCNTR | DON2 | H'FFFF FC28 | In . | Display on 2 |
| | | | operation: | Specifies the start of the LCDC display operation. |
| | | | H'0011 | 0: LCDC is being operated or stopped |
| | | | Not in | 1: LCDC starts operation |
| | | | operation: | When this bit is read, it is always read as 0. Only write 1 to |
| | | | H'0000 | this bit to start display operation. Do not write any value to |
| | | _ | | this bit other than to start display operation. |
| | DON | | | Display on |
| | | | | Specifies the start and stop of the LCDC display operation. |
| | | | | The control sequence state can be checked by referencing |
| | | | | the LPS[1:0] of LDPMMR. |
| | | | | 0: Display-off mode: LCDC is stopped |
| | | | | 1: Display-on mode: LCDC operates |



| | Table 14 | Register | Configuration (| 6) |
|--|----------|----------|------------------------|----|
|--|----------|----------|------------------------|----|

| Register Name | Bit Name | Address | Setting Value | Description |
|------------------|--|-------------|------------------|--|
| LDUINTR | UINTEN | H'FFFF FC34 | H'0000 | User specified interrupt enable B'0: LCDC user specified interrupt is not generated |
| | UINTS | - | | User specified interrupt state This bit is set to 1 at the time an LCDC user specified interrupt is generated (set state). During the user specified interrupt handling routine, this bit should be cleared by writing 0 to it. |
| LDUINTLNR | UINTLN10 UINTLN9 UINTLN8 UINTLN7 UINTLN6 UINTLN5 UINTLN4 UINTLN3 UINTLN2 UINTLN1 UINTLN0 | H'FFFF FC36 | _ | User specified interrupt generation line number Specifies the line in which the user specified interrupt is generated (line units). Set (line number for interrupt generation) – 1 When using the LCD module with STN/TFT display, the setting of this register should be equal to or lower than the vertical display line number (VDLN) in LDVDLNR. |
| LDLIRNR | LIRN7 to LIRN0 | H'FFFF FC40 | H'0000 | VRAM reading bus clock interval Specify the number of bus-clock cycles for reading by the CPU/DMAC between burst bus cycles of reading of the VRAM for the LCDC. H'00: One bus clock cycle |



3. Documents for Reference

- Software Manual SH-2A, SH2A-FPU Software Manual (REJ09B0051) The most up-to-date version of this document is available on the Renesas Technology Website.
- Hardware Manual

SH7263 Group Hardware Manual (REJ09B0290)

The most up-to-date version of this document is available on the Renesas Technology Website.



Website and Support

Renesas Technology Website <u>http://www.renesas.com/</u>

Inquiries

http://www.renesas.com/inquiry csc@renesas.com

Revision Record

| | | Descript | ion | |
|------|-----------|----------|----------------------|---|
| Rev. | Date | Page | Summary | |
| 1.00 | Mar.11.09 | — | First edition issued | |
| | | | | |
| | | | | |
| | | | | - |
| | | | | |
| | | | | |
| | | | | |

All trademarks and registered trademarks are the property of their respective owners.

Notes regarding these materials

- 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
- 2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
- 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
- 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
- 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
- 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
- 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
 - Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below: (1) artificial life support devices or systems
 - (2) surgical implantations

8.

(ENESAS

- (3) healthcare intervention (e.g., excision, administration of medication, etc.)
- (4) any other purposes that pose a direct threat to human life

Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.

- 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
- 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
- 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
- 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

© 2009. Renesas Technology Corp., All rights reserved.