RX66T Group, RX63T Group

Differences Between the RX66T Group and the RX63T Group

Summary

This application note is intended as a reference to points of difference between the peripheral functions, I/O registers, and pin functions of the RX66T Group and RX63T Group, as well as a guide to key points to consider when migrating between the two groups.

Unless specifically otherwise noted, the information in this application note applies to the 144-pin package version (with programmable gain amplifier (PGA), pseudo-differential input, and USB pins) of the RX66T Group and the 144-pin package version of the RX63T Group as the maximum specifications. To confirm details of differences in the specifications of the electrical characteristics, usage notes, and setting procedures, refer to the User's Manual: Hardware of the products in question.

Target Devices

RX66T Group and RX63T Group

Contents

1. Comparison of Built-In Functions of RX66T Group and RX63T Group

A comparison of the built-in functions of the RX66T Group and RX63T Group is provided below. For details of the functions, see section 2, Comparative Overview of Specifications and section 5, Reference Documents.

Table 1.1 is a comparison of built-in functions of RX66T Group and RX63T Group.

Table 1.1 Comparison of Built-In Functions of RX66T Group and RX63T Group

Function	RX63T	RX66T
CPU	●	
Operating modes	●	
Address space	▲	
Resets	○	
Option-setting memory	▲	
Voltage detection circuit (LVDA)	●/▲	
Clock generation circuit	●/▲	
Clock frequency accuracy measurement circuit (CAC)	●	
Low power consumption	●/▲	
Register write protection function	●/■	
Exception handling	▲	
Interrupt controller (ICUb): RX63T, (ICUC): RX66T	●	
Buses	●/■	
Memory-protection unit (MPU)	▲	
DMA controller (DMACA): RX63T, (DMACAa): RX66T	●	
Data transfer controller (DTCa)	●	
Event link controller (ELC)	×	○
I/O ports	●/■	
Multi-function pin controller (MPC)	●/■	
Multi-function timer pulse unit 3 (MTU3c): RX63T, (MTU3d): RX66T	●	
Port output enable 3 (POE3): RX63T, (POE3B): RX66T	●	
General PWM timer (GPT): RX63T, (GPTW): RX66T	●	
High resolution PWM waveform generation circuit (HRPWM)	*1	○
GPTW port output enable (POEG)	×	○
8-bit timer (TMR)	×	○
Compare match timer (CMT)	●	
Watchdog timer (WDTA)	●	
Independent watchdog timer (IWDTa)	●	
USB 2.0 FS Host/Function module (USBa): RX63T, (USBb): RX66T	●	
Serial communications interface (SCIc, SCId): RX63T, (SCIj, SCIi, SCIh): RX66T	●/■	
I²C bus interface (RIIC): RX63T, (RIICa): RX66T	●/■	
CAN module (CAN)	■	
Serial peripheral interface (RSPI): RX63T, (RSPIc): RX66T	●/■	
CRC calculator (CRC): RX63T, (CRCA): RX66T	●	
Trusted Secure IP (TSIP-Lite)	×	○
12-bit A/D converter (S12ADB): RX63T, (S12ADH): RX66T	●/▲/■	
10-bit A/D converter (AD)	○	×
D/A converter (DAa): RX63T, 12-bit D/A converter (R12DAb): RX66T	●	
Temperature sensor (TEMPS)	×	○
Comparator C (CMPC)	*2	○
Data operation circuit (DOC)	●	

Function	RX63T	RX66T
Digital power supply controller (DPC)	○	×
RAM	●/▲	
Flash memory	●/▲/■	
Packages	●/▲/■	

○: Available, ×: Unavailable, ●: Differs due to added functionality,
▲: Differs due to change in functionality, ■: Differs due to removed functionality.

Notes: 1. A description of the HRPWM function appears in the General PWM Timer (GPT) section of RX63T Group User's Manual: Hardware.
2. A description of the comparator function appears in the 12-Bit A/D Converter (S12ADB) section of RX63T Group User's Manual: Hardware.

2. Comparative Overview of Specifications

This section presents a comparative overview of specifications, including registers.

In the comparative overview, red text indicates functions which are included only in one of the MCU groups and also functions for which the specifications differ between the two groups.

In the register comparison, red text indicates differences in specifications for registers that are included in both groups and black text indicates registers which are included only in one of the MCU groups. Differences in register specifications are not listed.

2.1 CPU

Table 2.1 is a comparative overview of CPUs, and Table 2.2 is a comparison of CPU registers.

Table 2.1 Comparative Overview of CPUs

Item	RX63T	RX66T
CPU	• Maximum operating frequency: 100 MHz • 32-bit RX CPU • Minimum instruction execution time: One instruction per state (cycle of the system clock) • Address space: 4 GB linear • Register set of the CPU — General purpose: Sixteen 32-bit registers — Control: Nine 32-bit registers — Accumulator: One 64-bit register • Basic instructions: 73 • Floating-point instructions: 8 • DSP instructions: 9 • Addressing modes: 10 • Data arrangement — Instructions: Little endian — Data: Selectable as little endian or big endian • On-chip 32-bit multiplier: 32 × 32 → 64 bits • On-chip divider: 32/32 → 32 bits • Barrel shifter: 32 bits • Memory-protection unit (MPU)	• Maximum operating frequency: 160 MHz • 32-bit RX CPU (RXv3) • Minimum instruction execution time: One instruction per state (cycle of the system clock) • Address space: 4 GB linear • Register set of the CPU — General purpose: Sixteen 32-bit registers — Control: Ten 32-bit registers — Accumulator: Two 72-bit registers • Basic instructions: 77 • Single precision floating point instructions: 11 • DSP instructions: 23 • Addressing modes: 11 • Data arrangement — Instructions: Little endian — Data: Selectable as little endian or big endian • On-chip 32-bit multiplier: 32 × 32 → 64 bits • On-chip divider: 32/32 → 32 bits • Barrel shifter: 32 bits • Memory-protection unit (MPU)
FPU	• Single precision floating point (32 bits) • Data types and floating-point exceptions in conformance with the IEEE754 standard	• Single-precision (32-bit) floating-point number • Data types and floating-point exceptions in conformance with the IEEE754 standard

Table 2.2 Comparison of CPU Registers

Register	Bit	RX63T	RX66T
EXTB	—	—	Exception table register
ACC (RX63T) ACC0, ACC1 (RX66T)	—	Accumulator	Accumulator 0, accumulator 1

2.2 Operating Modes

Table 2.3 is a comparative overview of operating modes, and Table 2.4 is a comparison of operating mode registers.

Table 2.3 Comparative Overview of Operating Modes

Item		RX63T		RX66T
		144-, 120-, 112- and 100-Pin Versions	64- and 48-Pin Versions	
Selection of operating modes by mode-setting pins on release from reset state		Single-chip mode	Single-chip mode	Single-chip mode
		Boot mode	Boot mode	Boot mode (for the SCI interface)
		USB boot mode	—	Boot mode (for the USB interface)
		—	—	Boot mode (for the FINE interface)
		User boot mode	—	User boot mode
Selection of operating modes by register settings		Single-chip mode	Single-chip mode	Single-chip mode
		User boot mode	—	User boot mode
		On-chip ROM disabled extended mode	—	On-chip ROM disabled extended mode
		On-chip ROM enabled extended mode	—	On-chip ROM enabled extended mode
Selection of endian order		Single-chip mode: MDES (Endian select register S) User boot mode: MDEB (Endian Select Register B)	Single-chip mode: MDES (Endian select register S)	MDE (Endian select register)
USB boot mode/ Boot mode (USB interface)	Storage area	User boot area		Boot area
	Erasable area	User area/data area		User area/user boot area/data area

Table 2.4 Comparison of Operating Mode Registers

Register	Bit	RX63T		RX66T
		144-, 120-, 112- and 100-Pin Versions	64- and 48-Pin Versions	
MDSR	—	Mode status register	—	Mode status register
SYSCR0	EXBE	External bus enable bit	—	External bus enable bit
SYSCR1	—	System control register 1		System control register 1
		Initial value after a reset differs.		
	ECCRAME	—	—	ECCRAM enable bit
VOLSR	—	—	—	Voltage level setting register

2.3 Address Space

Figure 2.1 shows comparative memory maps of single-chip mode, Figure 2.2 comparative memory maps of on-chip ROM enabled extended mode, and Figure 2.3 comparative memory maps of on-chip ROM disabled extended mode.



Figure 2.1 Comparative Memory Maps of Single-Chip Mode



Figure 2.2 Comparative Memory Maps of On-Chip ROM Enabled Extended Mode



Figure 2.3 Comparative Memory Maps of On-Chip ROM Disabled Extended Mode

2.4 Option-Setting Memory

Figure 2.4 is a comparison of option-setting memory areas, and Table 2.5 is a comparison of option-setting memory registers.



Figure 2.4 Comparison of Option-Setting Memory Areas

Table 2.5 Comparison of Option-Setting Memory Registers

Register	Bit	RX63T	RX66T
SPCC	—	—	Serial programmer command control register
OSIS	—	—	OCD/serial programmer ID setting register
OFS0	IWDTRSTIRQS	IWDT reset interrupt request select bit 0: Non-maskable interrupt request is enabled 1: Reset is enabled	IWDT reset interrupt request select bit 0: Non-maskable interrupt request or plain interrupt request is enabled 1: Reset is enabled
	WDTRSTIRQS	WDT reset interrupt request select bit 0: Non-maskable interrupt request is enabled 1: Reset is enabled	WDT reset interrupt request select bit 0: Non-maskable interrupt request or plain interrupt request is enabled 1: Reset is enabled
OFS1	VDSEL	—	Voltage detection 0 level select bit
	HOCOEN	—	HOCO oscillation enable bit
MDES	—	Endian select register S (Single-chip mode)	—
MDEB	—	Endian select register B (User boot mode)	—
MDE	—	—	Endian select register
TMEF	—	—	TM enable flag register
TMINF	—	—	TM identification data register
ROMCODE	—	—	ROM code protection register

2.5 Voltage Detection Circuit

Table 2.6 is a comparative overview of the voltage detection circuits, and Table 2.7 is a comparison of voltage detection circuit registers.

In addition, Table 2.8 is a comparative listing of the setting procedures for monitoring against Vdet1, Table 2.9 is a comparative listing of the setting procedures for monitoring against Vdet2, Table 2.10 is a comparative listing of the operation-enable setting procedures for bits related to the voltage monitoring 1 interrupt and voltage monitoring 1 reset, and Table 2.11 is a comparative listing of the operation-enable setting procedures for bits related to the voltage monitoring 2 interrupt and voltage monitoring 2 reset.

Table 2.6 Comparative Overview of Voltage Detection Circuits

Item		RX63T (LVDA)			RX66T (LVDA)		
		Voltage Monitoring 0	**Voltage Monitoring 1**	**Voltage Monitoring 2**	**Voltage Monitoring 0**	**Voltage Monitoring 1**	**Voltage Monitoring 2**
VCC monitoring	Monitored voltage	Vdet0	Vdet1	Vdet2	Vdet0	Vdet1	Vdet2
	Detected target	Voltage drops past Vdet0	Voltage rises or drops past Vdet1	Voltage rises or drops past Vdet2	Voltage drops past Vdet0	Voltage rises or drops past Vdet1	Voltage rises or drops past Vdet2
	Detection voltage	One level fixed	Specify voltage using LVDLVLR.LVD1LVL[3:0] bits [144-, 120-, 112- and 100-pin versions] Selectable from among three different levels [64- and 48-pin versions] One level fixed	Specify voltage using LVDLVLR.LVD2LVL[3:0] bits [144-, 120-, 112- and 100-pin versions] Selectable from among three different levels [64- and 48-pin versions] One level fixed	Selectable from among two different levels by using OFS1.VDSEL[1:0] bits	Selectable from among five different levels by using LVDLVLR.LVD1LVL[3:0] bits	Selectable from among five different levels by using LVDLVLR.LVD2LVL[3:0] bits
	Monitoring flag	None	LVD1SR.LVD1MON flag: Monitors whether voltage is higher or lower than Vdet1	LVD2SR.LVD2MON flag: Monitors whether voltage is higher or lower than Vdet2	None	LVD1SR.LVD1MON flag: Monitors whether voltage is higher or lower than Vdet1	LVD2SR.LVD2MON flag: Monitors whether voltage is higher or lower than Vdet2
			LVD1SR.LVD1DET flag: Vdet1 passage detection	LVD2SR.LVD2DET flag: Vdet2 passage detection		LVD1SR.LVD1DET flag: Vdet1 passage detection	LVD2SR.LVD2DET flag: Vdet2 passage detection

Item		RX63T (LVDA)			RX66T (LVDA)		
		Voltage Monitoring 0	**Voltage Monitoring 1**	**Voltage Monitoring 2**	**Voltage Monitoring 0**	**Voltage Monitoring 1**	**Voltage Monitoring 2**
Process upon voltage detection	Reset	Voltage monitoring 0 reset	Voltage monitoring 1 reset	Voltage monitoring 2 reset	Voltage monitoring 0 reset	Voltage monitoring 1 reset	Voltage monitoring 2 reset
		Reset when Vdet0 > VCC CPU restart after specified time with VCC > Vdet0	Reset when Vdet1 > VCC CPU restart timing selectable: after specified time with VCC > Vdet1 or Vdet1 > VCC	Reset when Vdet2 > VCC CPU restart timing selectable: after specified time with VCC > Vdet2 or Vdet2 > VCC	Reset when Vdet0 > VCC CPU restart after specified time with VCC > Vdet0	Reset when Vdet1 > VCC CPU restart timing selectable: after specified time with VCC > Vdet1 or Vdet1 > VCC	Reset when Vdet2 > VCC CPU restart timing selectable: after specified time with VCC > Vdet2 or Vdet2 > VCC
	Interrupt	No interrupt	Voltage monitoring 1 interrupt	Voltage monitoring 2 interrupt	No interrupt	Voltage monitoring 1 interrupt	Voltage monitoring 2 interrupt
			Non-maskable interrupt	Non-maskable interrupt		Non-maskable interrupt or maskable interrupt selectable	Non-maskable interrupt or maskable interrupt selectable
			Interrupt request issued when Vdet1 > VCC and VCC > Vdet1 or either	Interrupt request issued when Vdet2 > VCC and VCC > Vdet2 or either		Interrupt request issued when Vdet1 > VCC and VCC > Vdet1 or either	Interrupt request issued when Vdet2 > VCC and VCC > Vdet2 or either
Digital filter	Enable/ disable switching	Digital filter function not available	Available	Available	Digital filter function not available	Available	Available
	Sampling time	—	1/n LOCO frequency × 2 (n: 1, 2, 4, 8)	1/n LOCO frequency × 2 (n: 1, 2, 4, 8)	—	1/n LOCO frequency × 2 (n: 2, 4, 8, 16)	1/n LOCO frequency × 2 (n: 2, 4, 8, 16)
Event linking function		—	—	—	None	Available Output of event signals on detection of Vdet crossings	Available Output of event signals on detection of Vdet crossings

Table 2.7 Comparison of Voltage Detection Circuit Registers

Register	Bit	RX63T (LVDA)		RX66T (LVDA)
		144-, 120-, 112- and 100-Pin Versions	64- and 48-Pin Versions	
LVD1CR1	LVD1IRQSEL	—		Voltage monitoring 1 interrupt type select bit
LVD2CR1	LVD2IRQSEL	—		Voltage monitoring 2 interrupt type select bit
LVDLVLR	LVD1LVL [3:0]	Voltage detection 1 level select bits (Standard voltage during drop in voltage) [3-V product] b3 b0 1 0 0 0: 2.90 V 1 0 0 1: 2.85 V 1 0 1 0: 2.88 V Settings other than the above are prohibited. [5-V product] b3 b0 1 0 0 0: 4.77 V 1 0 0 1: 4.23 V 1 0 1 0: 4.50 V Settings other than the above are prohibited.	Voltage detection 1 level select bits (Standard voltage during drop in voltage) b3 b0 1 0 1 0: 2.95 V Settings other than the above are prohibited.	Voltage detection 1 level select bits (Standard voltage during drop in voltage) b3 b0 0 1 0 0: 4.57 V (Vdet1_0) 0 1 0 1: 4.47 V (Vdet1_1) 0 1 1 0: 4.32 V (Vdet1_2) 1 0 1 0: 2.93 V (Vdet1_3) 1 0 1 1: 2.88 V (Vdet1_4) Settings other than the above are prohibited.
	LVD2LVL [3:0]	Voltage detection 2 level select bits (Standard voltage during drop in voltage) [3-V product] b7 b4 1 0 0 0: 2.90 V 1 0 0 1: 2.85 V 1 0 1 0: 2.88 V Settings other than the above are prohibited. [5-V product] b7 b4 1 0 0 0: 4.77 V 1 0 0 1: 4.23 V 1 0 1 0: 4.50 V Settings other than the above are prohibited.	Voltage detection 2 level select bits (Standard voltage during drop in voltage) b7 b4 1 0 1 0: 2.95 V Settings other than the above are prohibited.	Voltage detection 2 level select bits (Standard voltage during drop in voltage) b7 b4 0 1 0 0: 4.57 V (Vdet2_0) 0 1 0 1: 4.47 V (Vdet2_1) 0 1 1 0: 4.32 V (Vdet2_2) 1 0 1 0: 2.93 V (Vdet2_3) 1 0 1 1: 2.88 V (Vdet2_4) Settings other than the above are prohibited.

Register	Bit	RX63T (LVDA)		RX66T (LVDA)
		144-, 120-, 112- and 100-Pin Versions	64- and 48-Pin Versions	
LVD1CR0	LVD1FSAMP [1:0]	Sampling clock select bits b5 b4 0 0: 1/1 LOCO frequency 0 1: 1/2 LOCO frequency 1 0: 1/4 LOCO frequency 1 1: 1/8 LOCO frequency		Sampling clock select bits b5 b4 0 0: 1/2 LOCO frequency 0 1: 1/4 LOCO frequency 1 0: 1/8 LOCO frequency 1 1: 1/16 LOCO frequency
LVD2CR0	LVD2FSAMP [1:0]	Sampling clock select bits b5 b4 0 0: 1/1 LOCO frequency 0 1: 1/2 LOCO frequency 1 0: 1/4 LOCO frequency 1 1: 1/8 LOCO frequency		Sampling clock select bits b5 b4 0 0: 1/2 LOCO frequency 0 1: 1/4 LOCO frequency 1 0: 1/8 LOCO frequency 1 1: 1/16 LOCO frequency

Table 2.8 Comparative Listing of the Setting Procedures for Monitoring against Vdet1

Item		RX63T (LVDA)	RX66T (LVDA)
Setting procedure for monitoring against Vdet1	1	Specify the detection voltage by setting the LVDLVLR.LVD1LVL[3:0] bits.	Select the detection voltage by setting the LVDLVLR.LVD1LVL[3:0] bits.
	2	• When the digital filter is in use Select the sampling clock for the digital filter by setting the LVD1CR0.LVD1FSAMP[1:0] bits. • When the digital filter is not in use Set the LVD1CR0.LVD1DFDIS bit to 1 (disabling the digital filter).	Set LVCMPCR.LVD1E = 1 (enabling the voltage detection 1 circuit).
	3	Set the LVD1CR0.LVD1CMPE bit to 1 (enabling output of the results of comparison by voltage monitor 1).	Wait for at least td(E-A) (LVD operation stabilization time after LVD is enabled).
	4	• When the digital filter is in use Wait for at least one cycle of the LOCO. • When the digital filter is not in use — (No procedure)	• When the digital filter is in use Select the sampling clock for the digital filter by setting the LVD1CR0.LVD1FSAMP[1:0] bits. • When the digital filter is not in use — (No procedure)
	5	• When the digital filter is in use Clear the LVD1CR0.LVD1DFDIS bit to 0 (enabling the digital filter). • When the digital filter is not in use — (No procedure)	• When the digital filter is in use Set LVD1CR0.LVD1DFDIS = 0 (enabling the digital filter). • When the digital filter is not in use — (No procedure)
	6	• When the digital filter is in use Wait for at least 2n + 3 cycles of the LOCO (where n = 1, 2, 4, 8, and the sampling clock for the digital filter is the LOCO frequency-divided by n). • When the digital filter is not in use — (No procedure)	• When the digital filter is in use Wait for at least 2n + 3 cycles of the LOCO (where n = 2, 4, 8, 16, and the sampling clock for the digital filter is the LOCO frequency-divided by n). • When the digital filter is not in use — (No procedure)
	7	Set the LVCMPCR.LVD1E bit to 1 (enabling the voltage detection 1 circuit).	Set LVD1CR0.LVD1CMPE = 1 (enabling output of the results of comparison by voltage monitoring 1).

Table 2.9 Comparative Listing of the Setting Procedures for Monitoring against Vdet2

Item		RX63T (LVDA)	RX66T (LVDA)
Setting procedure for monitoring against Vdet2	1	Specify the detection voltage by setting the LVDLVLR.LVD2LVL[3:0] bits.	Select the detection voltage by setting the LVDLVLR.LVD2LVL[3:0] bits.
	2	• When the digital filter is in use Select the sampling clock for the digital filter by setting the LVD2CR0.LVD2FSAMP[1:0] bits. • When the digital filter is not in use Set the LVD2CR0.LVD2DFDIS bit to 1 (disabling the digital filter).	Set LVCMPCR.LVD2E = 1 (enabling the voltage detection 2 circuit).
	3	Set the LVD2CR0.LVD2CMPE bit to 1 (enabling output of the results of comparison by voltage monitor 2).	Wait for at least td(E-A) (LVD operation stabilization time after LVD is enabled).
	4	• When the digital filter is in use Wait for at least one cycle of the LOCO. • When the digital filter is not in use — (No procedure)	• When the digital filter is in use Select the sampling clock for the digital filter by setting the LVD2CR0.LVD2FSAMP[1:0] bits. • When the digital filter is not in use — (No procedure)
	5	• When the digital filter is in use Clear the LVD2CR0.LVD2DFDIS bit to 0 (enabling the digital filter). • When the digital filter is not in use — (No procedure)	• When the digital filter is in use Set LVD2CR0.LVD2DFDIS = 0 (enabling the digital filter). • When the digital filter is not in use — (No procedure)
	6	• When the digital filter is in use Wait for at least 2n + 3 cycles of the LOCO (where n = 1, 2, 4, 8, and the sampling clock for the digital filter is the LOCO frequency-divided by n). • When the digital filter is not in use — (No procedure)	• When the digital filter is in use Wait for at least 2n + 3 cycles of the LOCO (where n = 2, 4, 8, 16, and the sampling clock for the digital filter is the LOCO frequency-divided by n). • When the digital filter is not in use — (No procedure)
	7	Set the LVCMPCR.LVD2E bit to 1 (enabling the voltage detection 2 circuit).	Set LVD2CR0.LVD2CMPE = 1 (enabling output of the results of comparison by voltage monitoring 2).

Table 2.10 Comparative Listing of the Operation-Enable Setting Procedures for Bits Related to Voltage Monitoring 1 Interrupt and Voltage Monitoring 1 Reset

Item		RX63T (LVDA)	RX66T (LVDA)
Operation-enable setting procedure for bits related to voltage monitoring 1 interrupt	1	Specify the detection voltage by setting the LVDLVLR.LVD1LVL[3:0] bits.	Select the detection voltage by setting the LVDLVLR.LVD1LVL[3:0] bits.
	2	• When the digital filter is in use Select the sampling clock for the digital filter by setting the LVD1CR0.LVD1FSAMP[1:0] bits. • When the digital filter is not in use Set the LVD1CR0.LVD1DFDIS bit to 1 (disabling the digital filter).	Set LVCMPCR.LVD1E = 1 (enabling the voltage detection 1 circuit).
	3	Clear the LVD1CR0.LVD1RI bit to 0 (selecting the voltage monitor 1 interrupt).	Wait for at least td(E-A) (LVD operation stabilization time after LVD is enabled).
	4	Select the timing of interrupt requests by setting the LVD1CR1.LVD1IDTSEL[1:0] bits.	—
	5	Set the LVD1CR0.LVD1CMPE bit to 1 (enabling output of the results of comparison by voltage monitor 1).	—
	6	• When the digital filter is in use Wait for at least one cycle of the LOCO. • When the digital filter is not in use — (No procedure)	• When the digital filter is in use Select the sampling clock for the digital filter by setting the LVD1CR0.LVD1FSAMP[1:0] bits. • When the digital filter is not in use — (No procedure)
	7	• When the digital filter is in use Clear the LVD1CR0.LVD1DFDIS bit to 0 (enabling the digital filter). • When the digital filter is not in use — (No procedure)	• When the digital filter is in use Set LVD1CR0.LVD1DFDIS = 0 (enabling the digital filter). • When the digital filter is not in use — (No procedure)
	8	• When the digital filter is in use Wait for at least 2n + 3 cycles of the LOCO (where n = 1, 2, 4, 8, and the sampling clock for the digital filter is the LOCO frequency-divided by n). • When the digital filter is not in use — (No procedure)	• When the digital filter is in use Wait for at least 2n + 3 cycles of the LOCO (where n = 2, 4, 8, 16, and the sampling clock for the digital filter is the LOCO frequency-divided by n). • When the digital filter is not in use — (No procedure)
	9	—	Set LVD1CR0.LVD1RI = 0 (selecting the voltage monitoring 1 interrupt).
	10	—	• Select the timing of interrupt requests by setting the LVD1CR1.LVD1IDTSEL[1:0] bits. • Select the type of interrupt by setting the LVD1CR1.LVD1IRQSEL bit.

Item		RX63T (LVDA)	RX66T (LVDA)
Operation-enable setting procedure for bits related to voltage monitoring 1 interrupt	11	Clear the LVD1SR.LVD1DET flag to 0.	Set LVD1SR.LVD1DET = 0.
	12	Set the LVD1CR0.LVD1RIE bit to 1 (enabling the voltage monitor 1 interrupt or reset).	Set LVD1CR0.LVD1RIE = 1 (enabling the voltage monitoring 1 interrupt or reset).
	13	Set the LVCMPCR.LVD1E bit to 1 (enabling the voltage detection 1 circuit).	Set LVD1CR0.LVD1CMPE = 1 (enabling output of the results of comparison by voltage monitoring 1).
Operation-enable setting procedure for bits related to voltage monitoring 1 reset	1	Specify the detection voltage by setting the LVDLVLR.LVD1LVL[3:0] bits.	Select the detection voltage by setting the LVDLVLR.LVD1LVL[3:0] bits.
	2	• When the digital filter is in use Select the sampling clock for the digital filter by setting the LVD1CR0.LVD1FSAMP[1:0] bits. • When the digital filter is not in use Set the LVD1CR0.LVD1DFDIS bit to 1 (disabling the digital filter).	Set LVCMPCR.LVD1E = 1 (enabling the voltage detection 1 circuit).
	3	• Set the LVD1CR0.LVD1RI bit to 1 (selecting the voltage monitor 1 reset). • Select the type of reset negation by setting the LVD1CR0.LVD1RN bit.	Wait for at least td(E-A) (LVD operation stabilization time after LVD is enabled).
	4	Set the LVD1CR0.LVD1CMPE bit to 1 (enabling output of the results of comparison by voltage monitor 1).	—
	5	• When the digital filter is in use Wait for at least one cycle of the LOCO. • When the digital filter is not in use — (No procedure)	• When the digital filter is in use Select the sampling clock for the digital filter by setting the LVD1CR0.LVD1FSAMP[1:0] bits. • When the digital filter is not in use — (No procedure)
	6	• When the digital filter is in use Clear the LVD1CR0.LVD1DFDIS bit to 0 (enabling the digital filter). • When the digital filter is not in use — (No procedure)	• When the digital filter is in use Set LVD1CR0.LVD1DFDIS = 0 (enabling the digital filter). • When the digital filter is not in use — (No procedure)
	7	• When the digital filter is in use Wait for at least 2n + 3 cycles of the LOCO (where n = 1, 2, 4, 8, and the sampling clock for the digital filter is the LOCO frequency-divided by n). • When the digital filter is not in use — (No procedure)	• When the digital filter is in use Wait for at least 2n + 3 cycles of the LOCO (where n = 2, 4, 8, 16, and the sampling clock for the digital filter is the LOCO frequency-divided by n). • When the digital filter is not in use — (No procedure)

Item		RX63T (LVDA)	RX66T (LVDA)
Operation-enable setting procedure for bits related to voltage monitoring 1 reset	8	—	• Set LVD1CR0.LVD1RI = 1 (selecting the voltage monitoring 1 reset). • Select the type of the reset negation by setting the LVD1CR0.LVD1RN bit.
	9	—	Set LVD1SR.LVD1DET = 0.
	10	Set the LVD1CR0.LVD1RIE bit to 1 (enabling the voltage monitor 1 interrupt or reset).	Set LVD1CR0.LVD1RIE = 1 (enabling the voltage monitoring 1 interrupt or reset).
	11	Set the LVCMPCR.LVD1E bit to 1 (enabling the voltage detection 1 circuit).	Set LVD1CR0.LVD1CMPE = 1 (enabling output of the results of comparison by voltage monitoring 1).
Operation-disable setting procedure for bits related to voltage monitoring 1 interrupt and voltage monitoring 1 reset	1	Clear the LVCMPCR.LVD1E bit to 0 (disabling the voltage detection 1 circuit).	Set LVD1CR0.LVD1CMPE = 0 (disabling output of the results of comparison by voltage monitoring 1).
	2	Wait for at least one cycle of the LOCO.	Wait for at least 2n + 3 cycles of the LOCO (where n = 2, 4, 8, 16, and the sampling clock for the digital filter is the LOCO frequency-divided by n).
	3	Clear the LVD1CR0.LVD1RIE bit to 0 (disabling the voltage monitor 1 interrupt or reset).	Set LVD1CR0.LVD1RIE = 0 (disabling the voltage monitoring 1 interrupt or reset).
	4	Clear the LVD1CR0.LVD1CMPE bit to 0 (disabling output of the results of comparison by voltage monitor 1).	Set LVD1CR0.LVD1DFDIS = 1 (disabling the digital filter).
	5	Modify settings of bits related to the voltage detection circuit other than the LVCMPCR.LVD1E, LVD1CR0.LVD1CMPE, and LVD1RIE bits.	Set LVCMPCR.LVD1E = 0 (disabling the voltage detection 1 circuit).

Table 2.11 Comparative Listing of Operation-Enable Setting Procedures for Bits Related to Voltage Monitoring 2 Interrupt and Voltage Monitoring 2 Reset

Item		RX63T (LVDA)	RX66T (LVDA)
Operation-enable setting procedure for bits related to voltage monitoring 2 interrupt	1	Specify the detection voltage by setting the LVDLVLR.LVD2LVL[3:0] bits.	Select the detection voltage by setting the LVDLVLR.LVD2LVL[3:0] bits.
	2	• When the digital filter is in use Select the sampling clock for the digital filter by setting the LVD2CR0.LVD2FSAMP[1:0] bits. • When the digital filter is not in use Set the LVD2CR0.LVD2DFDIS bit to 1 (disabling the digital filter).	Set LVCMPCR.LVD2E = 1 (enabling the voltage detection 2 circuit).
	3	Clear the LVD2CR0.LVD2RI bit to 0 (selecting the voltage monitor 2 interrupt).	Wait for at least td(E-A) (LVD operation stabilization time after LVD is enabled).
	4	Select the timing of interrupt requests by setting the LVD2CR1.LVD2IDTSEL[1:0] bits.	—
	5	Set the LVD2CR0.LVD2CMPE bit to 1 (enabling output of the results of comparison by voltage monitor 2).	—
	6	• When the digital filter is in use Wait for at least one cycle of the LOCO. • When the digital filter is not in use — (No procedure)	• When the digital filter is in use Select the sampling clock for the digital filter by setting the LVD2CR0.LVD2FSAMP[1:0] bits. • When the digital filter is not in use — (No procedure)
	7	• When the digital filter is in use Clear the LVD2CR0.LVD2DFDIS bit to 0 (enabling the digital filter). • When the digital filter is not in use — (No procedure)	• When the digital filter is in use Set LVD2CR0.LVD2DFDIS = 0 (enabling the digital filter). • When the digital filter is not in use — (No procedure)
	8	• When the digital filter is in use Wait for at least 2n + 3 cycles of the LOCO (where n = 1, 2, 4, 8, and the sampling clock for the digital filter is the LOCO frequency-divided by n). • When the digital filter is not in use — (No procedure)	• When the digital filter is in use Wait for at least 2n + 3 cycles of the LOCO (where n = 2, 4, 8, 16, and the sampling clock for the digital filter is the LOCO frequency-divided by n). • When the digital filter is not in use — (No procedure)
	9	—	Set LVD2CR0.LVD2RI = 0 (selecting the voltage monitoring 2 interrupt).
	10	—	• Select the timing of interrupt requests by setting the LVD2CR1.LVD2IDTSEL[1:0] bits. • Select the type of interrupt by setting the LVD2CR1.LVD2IRQSEL bit.

Item		RX63T (LVDA)	RX66T (LVDA)
Operation-enable setting procedure for bits related to voltage monitoring 2 interrupt	11	Clear the LVD2SR.LVD2DET flag to 0.	Set LVD2SR.LVD2DET = 0.
	12	Set the LVD2CR0.LVD2RIE bit to 1 (enabling the voltage monitor 2 interrupt or reset).	Set LVD2CR0.LVD2RIE = 1 (enabling the voltage monitoring 2 interrupt or reset).
	13	Set the LVCMPCR.LVD2E bit to 1 (enabling the voltage detection 2 circuit).	Set LVD2CR0.LVD2CMPE = 1 (enabling output of the results of comparison by voltage monitoring 2).
Operation-enable setting procedure for bits related to voltage monitoring 2 reset	1	Specify the detection voltage by setting the LVDLVLR.LVD2LVL[3:0] bits.	Select the detection voltage by setting the LVDLVLR.LVD2LVL[3:0] bits.
	2	• When the digital filter is in use Select the sampling clock for the digital filter by setting the LVD2CR0.LVD2FSAMP[1:0] bits. • When the digital filter is not in use Set the LVD2CR0.LVD2DFDIS bit to 1 (disabling the digital filter).	Set LVCMPCR.LVD2E = 1 (enabling the voltage detection 2 circuit).
	3	• Set the LVD2CR0.LVD2RI bit to 1 (selecting the voltage monitor 2 reset). • Select the type of reset negation by setting the LVD2CR0.LVD2RN bit.	Wait for at least td(E-A) (LVD operation stabilization time after LVD is enabled).
	4	Set the LVD2CR0.LVD2CMPE bit to 1 (enabling output of the results of comparison by voltage monitor 2).	—
	5	• When the digital filter is in use Wait for at least one cycle of the LOCO. • When the digital filter is not in use — (No procedure)	• When the digital filter is in use Select the sampling clock for the digital filter by setting the LVD2CR0.LVD2FSAMP[1:0] bits. • When the digital filter is not in use — (No procedure)
	6	• When the digital filter is in use Clear the LVD2CR0.LVD2DFDIS bit to 0 (enabling the digital filter). • When the digital filter is not in use — (No procedure)	• When the digital filter is in use Set LVD2CR0.LVD2DFDIS = 0 (enabling the digital filter). • When the digital filter is not in use — (No procedure)
	7	• When the digital filter is in use Wait for at least 2n + 3 cycles of the LOCO (where n = 1, 2, 4, 8, and the sampling clock for the digital filter is the LOCO frequency-divided by n). • When the digital filter is not in use — (No procedure)	• When the digital filter is in use Wait for at least 2n + 3 cycles of the LOCO (where n = 2, 4, 8, 16, and the sampling clock for the digital filter is the LOCO frequency-divided by n). • When the digital filter is not in use — (No procedure)

Item		RX63T (LVDA)	RX66T (LVDA)
Operation-enable setting procedure for bits related to voltage monitoring 2 reset	8	—	• Set LVD2CR0.LVD2RI = 1 (selecting the voltage monitoring 2 reset). • Select the type of the reset negation by setting the LVD2CR0.LVD2RN bit.
	9	—	Set LVD2SR.LVD2DET = 0.
	10	Set the LVD2CR0.LVD2RIE bit to 1 (enabling the voltage monitor 2 interrupt or reset).	Set LVD2CR0.LVD2RIE = 1 (enabling the voltage monitoring 2 interrupt or reset).
	11	Set the LVCMPCR.LVD2E bit to 1 (enabling the voltage detection 2 circuit).	Set LVD2CR0.LVD2CMPE = 1 (enabling output of the results of comparison by voltage monitoring 2).
Operation-disable setting procedure for bits related to voltage monitoring 2 interrupt and voltage monitoring 2 reset	1	Clear the LVCMPCR.LVD2E bit to 0 (disabling the voltage detection 2 circuit).	Set LVD2CR0.LVD2CMPE = 0 (disabling output of the results of comparison by voltage monitoring 2).
	2	Wait for at least one cycle of the LOCO.	Wait for at least 2n + 3 cycles of the LOCO (where n = 2, 4, 8, 16, and the sampling clock for the digital filter is the LOCO frequency-divided by n).
	3	Clear the LVD2CR0.LVD2RIE bit to 0 (disabling the voltage monitor 2 interrupt or reset).	Set LVD2CR0.LVD2RIE = 0 (disabling the voltage monitoring 2 interrupt or reset).
	4	Clear the LVD2CR0.LVD2CMPE bit to 0 (disabling output of the results of comparison by voltage monitor 2).	Set LVD2CR0.LVD2DFDIS = 1 (disabling the digital filter).
	5	Modify settings of bits related to the voltage detection circuit other than the LVCMPCR.LVD2E, LVD2CR0.LVD2CMPE, and LVD2RIE bits.	Set LVCMPCR.LVD2E = 0 (disabling the voltage detection 2 circuit).

2.6 Clock Generation Circuit

Table 2.12 is a comparative overview of the clock generation circuits, and Table 2.13 is a comparison of clock generation circuit registers.

Table 2.12 Comparative Overview of Clock Generation Circuits

Item	RX63T		RX66T
	144-, 120-, 112- and 100-Pin Versions	64- and 48-Pin Versions	
Use	• Generates the system clock (ICLK) to be supplied to the CPU, DMAC, DTC, ROM, and RAM.		• Generates the system clock (ICLK) to be supplied to the CPU, DMAC, DTC, code flash memory, and RAM.
	• Generates the peripheral module clock (PCLKA) to be supplied to the MTU3, GPT and DPC.		• Generates the peripheral module clock (PCLKA) to be supplied to the RSPI, SCIi, MTU3 (internal peripheral buses), GPTW (internal peripheral buses), and HRPWM (internal peripheral buses).
	• Generates the peripheral module clock (PCLKB) to be supplied to the peripheral module.		• Generates the peripheral module clock (PCLKB) to be supplied to peripheral modules.
	• Generates the AD clock (PCLKC) to be supplied to the AD.		• Generates the counter reference clock for the peripheral module to be supplied to the MTU3 and GPTW and the reference clock (PCLKC) for the HRPWM.
	• Generates the S12AD clock (PCLKD) to be supplied to the S12AD.		• Generates the peripheral module clocks (for analog conversion) (PCLKD) to be supplied to S12AD.
	• Generates the FlashIF clock (FCLK) to be supplied to the FlashIF.		• Generates the flash-IF clock (FCLK) to be supplied to the flash interface.
	• Generates the external bus clock (BCLK) to be supplied to the external bus.		• Generates the external bus clock (BCLK) to be supplied to the external bus.
	• Generates the USB clock (UCLK) to be supplied to the USB.		• Generates the USB clock (UCLK) to be supplied to the USBb.
	• Generates the CAC clock (CACMCLK) to be supplied to the CAC.		• Generates the CAC clock (CACCLK) to be supplied to the CAC.
	• Generates the CAN clock (CANMCLK) to be supplied to the CAN.		• Generates the CAN clock (CANMCLK) to be supplied to the CAN.
	• Generates the IWDT-dedicated clock (IWDTCLK) to be supplied to the IWDT.		• Generates the IWDT-dedicated clock (IWDTCLK) to be supplied to the IWDT.

Item	RX63T		RX66T
	144-, 120-, 112- and 100-Pin Versions	64- and 48-Pin Versions	
Operating frequency	• ICLK: 100 MHz (max.) • PCLKA: 100 MHz (max.) • PCLKB: 50 MHz (max.) • PCLKC: 100 MHz (max.) • PCLKD: 50 MHz (max.) • FCLK: — 4 MHz to 50 MHz (for programming and erasing the ROM and E2 DataFlash) — 50 MHz (max.) (for reading from the E2 DataFlash) • BCLK: 50 MHz (max.) • BCLK pin output: 50 MHz (max.) • UCLK: 48 MHz (max.) • CACMCLK: Same as the clock from respective oscillators. • CANMCLK: 14 MHz (max.) • IWDTCLK: 125 kHz		• ICLK: 160 MHz (max.) • PCLKA: 120 MHz (max.) • PCLKB: 60 MHz (max.) • PCLKC: 160 MHz (max.) • PCLKD: 8 MHz to 60 MHz (for conversion with 12-bit A/D converter) • FCLK: — 4 MHz to 60 MHz (for programming and erasing the code flash memory and data flash memory) — 60 MHz (max.) (for reading from the data flash memory) • BCLK: 60 MHz (max.) • BCLK pin output: 40 MHz (max.) • UCLK: 48 MHz (max.) • CACCLK: Same as the clock from respective oscillators. • CANMCLK: 24 MHz (max.) • IWDTCLK: 120 kHz
Main clock oscillator	• Resonator frequency: 8 MHz to 12.5 MHz • External clock input frequency: 14 MHz (max.) • Connectable resonator or additional circuit: ceramic resonator, crystal resonator • Connection pin: EXTAL, XTAL • Oscillation stop detection function: When an oscillation stop is detected with the main clock, the system clock source is switched to LOCO, and MTU and GPT outputs can be forcedly driven to the high-impedance.	• Resonator frequency: 4 MHz to 16 MHz • External clock input frequency: 20 MHz (max.) • Connectable resonator or additional circuit: ceramic resonator, crystal resonator • Connection pin: EXTAL, XTAL • Oscillation stop detection function: When an oscillation stop is detected with the main clock, the system clock source is switched to LOCO, and MTU and GPT outputs can be forcedly driven to the high-impedance.	• Resonator frequency: 8 MHz to 24 MHz • External clock input frequency: 24 MHz (max.) • Connectable resonator or additional circuit: ceramic resonator, crystal resonator • Connection pin: EXTAL, XTAL • Oscillation stop detection function: When an oscillation stop is detected with the main clock, the system clock source is switched to LOCO, and MTU3 and GPTW output can be forcedly driven to the high-impedance.

Item	RX63T		RX66T
	144-, 120-, 112- and 100-Pin Versions	64- and 48-Pin Versions	
PLL frequency synthesizer	• Input clock source: Main clock • Input pulse frequency division ratio: Selectable from 1, 2, and 4 • Input frequency: 8 MHz to 12.5 MHz • Frequency multiplication ratio: Selectable from 8, 10, 12, 16, 20, 24, 25, and 50 • VCO oscillation frequency: 104 MHz to 200 MHz	• Input clock source: Main clock • Input pulse frequency division ratio: Selectable from 1, 2, and 4 • Input frequency: 4 MHz to 16 MHz • Frequency multiplication ratio: Selectable from 8, 10, 12, 16, 20, 24, 25, and 50 • VCO oscillation frequency: 104 MHz to 200 MHz	• Input clock source: Main clock, HOCO • Input pulse frequency division ratio: Selectable from 1, 2, and 3 • Input frequency: 8 MHz to 24 MHz • Frequency multiplication ratio: Selectable from 10 to 30 (in increments of 0.5) • Output clock frequency of the PLL frequency synthesizer: 120 MHz to 240 MHz
High-speed on-chip oscillator (HOCO)	—		• Selectable from 16 MHz, 18 MHz, and 20 MHz • HOCO power supply control
Low-speed on-chip oscillator (LOCO)	Oscillation frequency: 125 kHz		Oscillation frequency: 240 kHz
IWDT-dedicated on-chip oscillator	Oscillation frequency: 125 kHz		Oscillation frequency: 120 kHz
Control of output on BCLK pin	• BCLK clock output or high-level output is selectable • BCLK or BCLK/2 is selectable		• BCLK clock output or high output is selectable • BCLK or BCLK/2 is selectable
Event linking function (output)	—		Detection of stopping of the main clock oscillator
Event linking function (input)	—		Switching of the clock source to the low-speed on-chip oscillator

Table 2.13 Comparison of Clock Generation Circuit Registers

Register	Bit	RX63T	RX66T
MEMWAIT	—	—	Memory wait cycle setting register
SCKCR2	UCK[3:0]	USB clock (UCLK) select bits b7 b4 0 0 0 1: ×1/2 0 0 1 0: ×1/3 0 0 1 1: ×1/4 Settings other than the above are prohibited when USB is in use. When USB is not in use, these bits are read as 0001b. The write value should be 0001b.	USB clock (UCLK) select bits b7 b4 0 0 0 1: ×1/2 0 0 1 0: ×1/3 0 0 1 1: ×1/4 0 1 0 0: ×1/5 Settings other than the above are prohibited when USB is in use. When USB is not in use, these bits are read as 0001b. The write value should be 0001b.
SCKCR3	CKSEL[2:0]	Clock source select bits b10 b8 0 0 0: LOCO 0 1 0: Main clock oscillator 1 0 0: PLL circuit Settings other than the above are prohibited.	Clock source select bits b10 b8 0 0 0: LOCO 0 0 1: HOCO 0 1 0: Main clock oscillator 1 0 0: PLL circuit Settings other than the above are prohibited.
PLLCR	PLIDIV[1:0]	PLL input frequency division ratio select bits b1 b0 0 0: ×1 0 1: ×1/2 1 0: ×1/4 1 1: Setting prohibited	PLL input frequency division ratio select bits b1 b0 0 0: ×1 0 1: ×1/2 1 0: ×1/3 1 1: Setting prohibited
	PLLSRCSEL	—	PLL clock source select bit
	STC[5:0]	Frequency multiplication factor select bits b13 b8 0 0 0 1 1 1: ×8 0 0 1 0 0 1: ×10 0 0 1 0 1 1: ×12 0 0 1 1 1 1: ×16 0 1 0 0 1 1: ×20 0 1 0 1 1 1: ×24 0 1 1 0 0 0: ×25 1 1 0 0 0 1: ×50 Settings other than the above are prohibited.	Frequency multiplication factor select bits b13 b8 0 1 0 0 1 1: ×10.0 0 1 0 1 0 0: ×10.5 0 1 0 1 0 1: ×11.0 0 1 0 1 1 0: ×11.5 0 1 0 1 1 1: ×12.0 0 1 1 0 0 0: ×12.5 : 1 1 1 0 0 1: ×29.0 1 1 1 0 1 0: ×29.5 1 1 1 0 1 1: ×30.0 Settings other than the above are prohibited.
HOCOCR	—	—	High-speed on-chip oscillator control register
HOCOCR2	—	—	High-speed on-chip oscillator control register 2
OSCOVFSR	—	—	Oscillation stabilization flag register

Register	Bit	RX63T	RX66T
MOSCWTCR	—	See 2.8, Low Power Consumption.	Main clock oscillator wait control register
MOFCR	MOFXIN	Main clock oscillator forced oscillation bit	—
	MODRV2[1:0]	—	Main clock oscillator driving ability 2 switching bits
	MOSEL	—	Main clock oscillator switching bit
HOCOPCR	—	—	High-speed on-chip oscillator power supply control register

2.7 Clock Frequency Accuracy Measurement Circuit

Table 2.14 is a comparative overview of clock frequency accuracy measurement circuit, and Table 2.15 is a comparison of clock frequency accuracy measurement circuit registers.

Table 2.14 Comparative Overview of Clock Frequency Accuracy Measurement Circuit

Item	RX63T (CAC)	RX66T (CAC)
Measurement target clocks	The frequency of the following clocks can be measured. • Clock output from main clock oscillator (CACMCLK) • IWDT-dedicated lock (IWDTCLK) • Peripheral module clock (PCLK)	The frequency of the following clocks can be measured. • Main clock • HOCO clock • LOCO clock • IWDTCLK clock • Peripheral module clock B (PCLKB)
Measurement reference clocks	• External clock input to the CACREF pin • Clock output from main clock oscillator (CACMCLK) • IWDT-dedicated lock (IWDTCLK) • Peripheral module clock (PCLK)	• External clock input to the CACREF pin • Main clock • HOCO clock • LOCO clock • IWDTCLK clock • Peripheral module clock B (PCLKB)
Selectable function	Digital filter function	Digital filter function
Interrupt sources	• Measurement end interrupt • Frequency error interrupt • Overflow interrupt	• Measurement end interrupt • Frequency error interrupt • Overflow interrupt
Low power consumption function	Module stop state can be set.	Module stop state can be set.

Table 2.15 Comparison of Clock Frequency Accuracy Measurement Circuit Registers

Register	Bit	RX63T (CAC)	RX66T (CAC)
CACR1	FMCS[2:0]	Frequency measurement clock select bits b3 b1 0 0 0: Output clock of main clock oscillator (CACMCLK) 0 0 1: Setting prohibited 0 1 0: Setting prohibited 0 1 1: Setting prohibited 1 0 0: IWDT-dedicated clock (IWDTCLK) 1 0 1: Peripheral module clock (PCLK) 1 1 0: Setting prohibited 1 1 1: Setting prohibited	Measurement target clock select bits b3 b1 0 0 0: Main clock 0 1 0: HOCO clock 0 1 1: LOCO clock 1 0 0: IWDTCLK clock 1 0 1: Peripheral module clock B (PCLKB) Settings other than the above are prohibited.
CACR2	RSCS[2:0]	Reference signal generation clock select bits b3 b1 0 0 0: Output clock of main clock oscillator (CACMCLK) 0 0 1: Setting prohibited 0 1 0: Setting prohibited 0 1 1: Setting prohibited 1 0 0: IWDT-dedicated clock (IWDTCLK) 1 0 1: Peripheral module clock (PCLK) 1 1 0: Setting prohibited 1 1 1: Setting prohibited	Measurement reference clock select bits b3 b1 0 0 0: Main clock 0 1 0: HOCO clock 0 1 1: LOCO clock 1 0 0: IWDTCLK clock 1 0 1: Peripheral module clock B (PCLKB) Settings other than the above are prohibited.

2.8 Low Power Consumption

Table 2.16 is a comparison of procedures for entering and exiting low power consumption modes and operating states in each mode, and Table 2.17 is a comparison of low power consumption registers.

Table 2.16 Comparison of Procedures for Entering and Exiting Low Power Consumption Modes and Operating States in Each Mode

Mode	Entering and Exiting Low Power Consumption Modes and Operating States	RX63T	RX66T
Sleep mode	Transition condition	Control register + instruction	Control register + instruction
	Method of release other than reset	Interrupt	Interrupt
	State after release	Program execution state (interrupt processing)	Program execution state (interrupt processing)
	Main clock oscillator	Operating possible	Operating possible
	High-speed on-chip oscillator	—	Operating possible
	Low-speed on-chip oscillator	Operating possible	Operating possible
	IWDT-dedicated on-chip oscillator	Operating possible	Operating possible
	PLL	Operating possible	Operating possible
	CPU	Stopped (retained)	Stopped (retained)
	On-chip RAM0 (0000 0000h to 0000 BFFFh): RX63T RAM, ECCRAM: RX66T	Operating possible (retained)	Operating possible (retained)
	Flash memory	Operating	Operating
	USB FS Host/Function module (USBa): RX63T, (USBb): RX66T	Operating possible	Operating possible
	Watchdog timer (WDTA)	Stopped (retained)	Stopped (retained)
	Independent watchdog timer (IWDTa)	Operating possible	Operating possible
	Port output enable (POE3): RX63T, (POE3B): RX66T	Operating possible	Operating possible
	8-bit timer (unit 0, unit 1) (TMR)	—	Operating possible
	Voltage detection circuit (LVDA)	Operating possible	Operating possible
	Power-on reset circuit	Operating	Operating
	Peripheral modules	Operating possible	Operating possible
	I/O ports	Operating	Operating
All-module clock stop mode	Transition condition	Control register + instruction	Control register + instruction
	Method of release other than reset	Interrupt	Interrupt
	State after release	Program execution state (interrupt processing)	Program execution state (interrupt processing)
	Main clock oscillator	Operating possible	Operating possible
	High-speed on-chip oscillator	—	Operating possible
	Low-speed on-chip oscillator	Operating possible	Operating possible
	IWDT-dedicated on-chip oscillator	Operating possible	Operating possible
	PLL	Operating possible	Operating possible
	CPU	Stopped (retained)	Stopped (retained)
	On-chip RAM0 (0000 0000h to 0000 BFFFh): RX63T RAM, ECCRAM: RX66T	Stopped (retained)	Stopped (retained)
	Flash memory	Stopped (retained)	Stopped (retained)

Mode	Entering and Exiting Low Power Consumption Modes and Operating States	RX63T	RX66T
All-module clock stop mode	USB FS Host/Function module (USBa): RX63T, (USBb): RX66T	Stopped	Stopped
	Watchdog timer (WDTA)	Stopped (retained)	Stopped (retained)
	Independent watchdog timer (IWDTa)	Operating possible	Operating possible
	Port output enable (POE3): RX63T, (POE3B): RX66T	Operating possible*1	Operating possible*1
	8-bit timer (unit 0, unit 1) (TMR)	—	Operating possible
	Voltage detection circuit (LVDA)	Operating possible	Operating possible
	Power-on reset circuit	Operating	Operating
	Peripheral modules	Stopped (retained)	Stopped (retained)
	I/O ports	Retained	Retained
Software standby mode	Transition condition	Control register + instruction	Control register + instruction
	Method of release other than reset	Interrupt	Interrupt
	State after release	Program execution state (interrupt processing)	Program execution state (interrupt processing)
	Main clock oscillator	Operating possible	Stopped
	High-speed on-chip oscillator	—	Stopped
	Low-speed on-chip oscillator	Stopped	Stopped
	IWDT-dedicated on-chip oscillator	Operating possible	Operating possible
	PLL	Stopped	Stopped
	CPU	Stopped (retained)	Stopped (retained)
	On-chip RAM0 (0000 0000h to 0000 BFFFh): RX63T RAM, ECCRAM: RX66T	Stopped (retained)	Stopped (retained)
	Flash memory	Stopped (retained)	Stopped (retained)
	USB FS Host/Function module (USBa): RX63T, (USBb): RX66T	Stopped	Stopped
	Watchdog timer (WDTA)	Stopped (retained)	Stopped (retained)
	Independent watchdog timer (IWDTa)	Operating possible	Operating possible
	Port output enable (POE3): RX63T, (POE3B): RX66T	Stopped (retained)	Stopped (retained)
	8-bit timer (unit 0, unit 1) (TMR)	—	Stopped (retained)
	Voltage detection circuit (LVDA)	Operating possible	Operating possible
	Power-on reset circuit	Operating	Operating
	Peripheral modules	Stopped (retained)	Stopped (retained)
	I/O ports	Retained	Retained
Deep software standby mode	Transition condition	Control register + instruction	Control register + instruction
	Method of release other than reset	Interrupt	Interrupt
	State after release	Program execution state (reset processing)	Program execution state (reset processing)
	Main clock oscillator	Operating possible	Stopped
	High-speed on-chip oscillator	—	Stopped
	Low-speed on-chip oscillator	Stopped	Stopped
	IWDT-dedicated on-chip oscillator	Stopped (undefined)	Stopped (undefined)
	PLL	Stopped	Stopped
	CPU	Stopped (undefined)	Stopped (undefined)

Mode	Entering and Exiting Low Power Consumption Modes and Operating States	RX63T	RX66T
Deep software standby mode	On-chip RAM0 (0000 0000h to 0000 BFFFh): RX63T RAM, ECCRAM: RX66T	Stopped (undefined)	Stopped (undefined)
	Flash memory	Stopped (retained)	Stopped (retained)
	USB FS Host/Function module (USBa): RX63T, (USBb): RX66T	Stopped (undefined)	Stopped (undefined)
	Watchdog timer (WDTA)	Stopped (undefined)	Stopped (undefined)
	Independent watchdog timer (IWDTa)	Stopped (undefined)	Stopped (undefined)
	Port output enable (POE3): RX63T, (POE3B): RX66T	Stopped (undefined)	Stopped (undefined)
	8-bit timer (unit 0, unit 1) (TMR)	—	Stopped (undefined)
	Voltage detection circuit (LVDA)	Operating possible	Operating possible
	Power-on reset circuit	Operating	Operating
	Peripheral modules	Stopped (undefined)	Stopped (undefined)
	I/O ports	Retained	Retained

Notes: “Operation possible” means that whether the state is operating or stopped is controlled by the control register setting.

“Stopped (retained)” means that internal register values are retained and internal operations are suspended.

“Stopped (undefined)” means that internal register values are undefined and power is not supplied to the internal circuit.

1. When a source condition for POE interrupts is satisfied while POE interrupts are enabled and the chip is in all-module clock stop mode, the flag for the source condition is retained but return from all-module clock stop mode does not proceed. If a different source initiates return from all-module clock stop mode in this situation, the POE interrupt is generated after that.

Table 2.17 Comparison of Low Power Consumption Registers

Register	Bit	RX63T	RX66T
MSTPCRA	MSTPA2	—	8-bit timer 7/6 (unit 3) module stop bit
	MSTPA3	—	8-bit timer 5/4 (unit 2) module stop bit
	MSTPA4	—	8-bit timer 3/2 (unit 1) module stop bit
	MSTPA5	—	8-bit timer 1/0 (unit 0) module stop bit
	MSTPA6	General PWM timer (unit 1) module stop bit	—
	MSTPA7	General PWM timer (unit 0) module stop bit	General PWM timer/ high resolution PWM/ GPTW-dedicated port output enable module stop bit
	MSTPA19	D/A converter module stop bit	12-bit D/A converter module stop bit
	MSTPA23	10-bit A/D converter module stop	12-bit A/D converter (unit 2) module stop bit
	MSTPA24	12-bit A/D converter control section module stop bit	Module stop A24 bit
MSTPCRB	MSTPB0	—	CAN module 0 module stop bit
	MSTPB1	CAN module 1 module stop bit	—
	MSTPB9	—	Event link controller module stop bit
	MSTPB10	—	Comparator C module stop bit
	MSTPB16	Serial peripheral interface 1 module stop bit	—
	MSTPB20	I^2C bus interface 1 module stop bit	—
	MSTPB25	—	Serial communication interface 6 module stop bit
	MSTPB26	—	Serial communication interface 5 module stop bit
	MSTPB28	Serial communication interface 3 module stop bit	—
	MSTPB29	Serial communication interface 2 module stop bit	—
	MSTPB31	Serial communication interface 0 module stop bit	—
MSTPCRC	MSTPC6	—	ECCRAM module stop bit
	MSTPC24	—	Serial communications interface 11 module stop bit
	MSTPC26	—	Serial communications interface 9 module stop bit
	MSTPC27	—	Serial communications interface 8 module stop bit
	MSTPC31	Digital power supply control circuit module stop bit	—
MSTPCRD	—	—	Module stop control register D
RSTCKCR	—	—	Sleep mode return clock source switching register
MOSCWTCR	—	Main clock oscillator wait control register	See 2.6, Clock Generation Circuit.

Register	Bit	RX63T	RX66T
PLLWTCR	—	PLL wait control register	—
DPSIER1	—	—	Deep standby interrupt enable register 1
DPSIFR1	—	—	Deep standby interrupt flag register 1
DPSIEGR1	—	—	Deep standby interrupt edge register 1

2.9 Register Write Protection Function

Table 2.18 is a comparative overview of the register write protection functions.

Table 2.18 Comparative Overview of Register Write Protection Functions

Item	RX63T	RX66T
PRC0 bit	Registers related to the clock generation circuit: SCKCR, SCKCR2, SCKCR3, PLLCR, PLLCR2, BCKCR, MOSCCR, LOCOCR, ILOCOCR, OSTDCR, OSTDSR	Registers related to the clock generation circuit: SCKCR, SCKCR2, SCKCR3, PLLCR, PLLCR2, BCKCR, MOSCCR, LOCOCR, ILOCOCR, HOCOCR, HOCOCR2, OSTDCR, OSTDSR
PRC1 bit	• Registers related to the operating modes: SYSCR0, SYSCR1 • Registers related to the low power consumption functions: SBYCR, MSTPCRA, MSTPCRB, MSTPCRC, MOSCWTCR, PLLWTCR, DPSBYCR, DPSIER0, DPSIER2, DPSIFR0, DPSIFR2, DPSIEGR0, DPSIEGR2 • Registers related to clock generation circuit: MOFCR • Software reset register: SWRR	• Registers related to the operating modes: SYSCR0, SYSCR1, VOLSR • Registers related to the low power consumption functions: SBYCR, MSTPCRA, MSTPCRB, MSTPCRC, MSTPCRD, RSTCKCR, DPSBYCR, DPSIER0, DPSIER1, DPSIER2, DPSIFR0, DPSIFR1, DPSIFR2, DPSIEGR0, DPSIEGR1, DPSIEGR2 • Registers related to clock generation circuit: MOSCWTCR, MOFCR, HOCOPCR • Software reset register: SWRR
PRC3 bit	Registers related to the LVD: LVCMPCR, LVDLVLR, LVD1CR0, LVD1CR1, LVD1SR, LVD2CR0, LVD2CR1, LVD2SR	Registers related to the LVD: LVCMPCR, LVDLVLR, LVD1CR0, LVD1CR1, LVD1SR, LVD2CR0, LVD2CR1, LVD2SR

2.10 Exception Handling

Table 2.19 is a comparative listing of vectors, and Table 2.20 is a comparative listing of instructions for returning from exception handling routines.

Table 2.19 Comparison of Vectors

Item		RX63T	RX66T
Undefined instruction exception		Fixed vector table	Exception vector table (EXTB)
Privileged instruction exception		Fixed vector table	Exception vector table (EXTB)
Access exception		Fixed vector table	Exception vector table (EXTB)
Floating-point exception (RX63T)/ single-precision floating-point exception (RX66T)		Fixed vector table	Exception vector table (EXTB)
Reset		Fixed vector table	Exception vector table (EXTB)
Non-maskable interrupt		Fixed vector table	Exception vector table (EXTB)
Interrupt	Fast interrupt	FINTV	FINTV
	Other than fast interrupt	Relocatable vector table (INTB)	Interrupt vector table (INTB)
Unconditional trap		Relocatable vector table (INTB)	Interrupt vector table (INTB)

Table 2.20 Comparison of Instructions for Returning from Exception Handling Routines

Item		RX63T	RX66T
Undefined instruction exception		RTE	RTE
Privileged instruction exception		RTE	RTE
Access exception		RTE	RTE
Floating-point exception (RX63T)/ single-precision floating-point exception (RX66T)		RTE	RTE
Reset		Return not possible	Return not possible
Non-maskable interrupt		Return not possible	Prohibited
Interrupt	Fast interrupt	RTFI	RTFI
	Other than fast interrupt	RTE	RTE
Unconditional trap		RTE	RTE

2.11 Interrupt Controller

Table 2.21 is a comparative overview of the interrupt controllers, and Table 2.22 is a comparison of interrupt controller registers.

Table 2.21 Comparative Overview of Interrupt Controllers

Item		RX63T (ICUb)	RX66T (ICUC)
Interrupts	Peripheral interrupts	• Interrupts from peripheral modules • Number of sources: 169 • Interrupt detection: Edge detection/level detection Edge detection or level detection is fixed for each source of connected peripheral modules. • Interrupt grouping: Multiple interrupt requests can be allocated to a single interrupt vector. Number of groups for edge detection interrupts: 1 (group 0) Number of groups for level detection interrupts: 1 (group 12)	• Interrupts from peripheral modules • Number of sources: 256 • Interrupt detection method: Edge detection/level detection (fixed for each interrupt source) • Group interrupt: Multiple interrupt sources are grouped together and treated as an interrupt source. — Group BE0 interrupt: Interrupt sources of peripheral modules that use PCLKB as the operating clock (edge detection) — Group BL0/BL1 interrupt: Interrupt sources of peripheral modules that use PCLKB as the operating clock (level detection) — Group AL0 interrupt: Interrupt sources of peripheral modules that use PCLKA as the operating clock (level detection) • Software configurable interrupt A: Any of the interrupt sources for peripheral modules that use PCLKA as the operating clock can be assigned to interrupt vector numbers 208 to 255.
	External pin interrupt	Interrupts from pins IRQ0 to IRQ7 • Number of sources: 8 (max.) • Interrupt detection: Low level/falling edge/rising edge/rising and falling edges One of these detection methods can be set for each source. • Digital filter function: supported	Interrupt by the input signal to the IRQi pin (i = 0 to 15) • Number of sources: 16 • Interrupt detection method: Detection of low level, falling edge, rising edge, rising and falling edges One of these detection methods can be set for each source. • Digital filter can be used to remove noise.
	Software interrupt	• Interrupt generated by writing to a register • One interrupt source	• Interrupt request can be generated by writing to a register. • Two interrupt sources

Item		RX63T (ICUb)	RX66T (ICUC)
Interrupts	Interrupt priority level	Specified by registers.	Priority level can be set with interrupt source priority register r (IPRr) (r = 000 to 255).
	Fast interrupt function	Faster interrupt processing of the CPU can be set only for a single interrupt source.	CPU interrupt response time can be reduced. This function can be used for only one interrupt source.
	DTC control	• The DTC can be activated by interrupt sources. • Number of DTC activating sources: 124 (115 peripheral function interrupts + 8 external pin interrupts + 1 software interrupt)	• Interrupt sources can be used to start the DTC. • Number of DTC activating sources: 129 (111 peripheral function interrupts + 16 external pin interrupts + 2 software interrupt)
	DMAC control	• The DMAC can be activated by interrupt sources. • Number of DMAC activating sources: 119 (111 peripheral function interrupts + 8 external pin interrupts)	• Interrupt sources can be used to start the DMAC. • Number of DMAC activating sources: 107 (91 peripheral function interrupts + 16 external pin interrupts)
Non-maskable interrupts	NMI pin interrupt	Interrupt from the NMI pin • Interrupt detection: Falling edge/rising edge • Digital filter function: supported	Interrupt by the input signal to the NMI pin • Interrupt detection: Falling edge/rising edge • Digital filter can be used to remove noise.
	Voltage monitoring 1 interrupt	Voltage monitoring interrupt of voltage detection circuit 1 (LVD1)	Interrupt from voltage detection circuit 1 (LVD1)
	Voltage monitoring 2 interrupt	Voltage monitoring interrupt of voltage detection circuit 2 (LVD2)	Interrupt from voltage detection circuit 2 (LVD2)
	Oscillation stop detection interrupt	Interrupt on detection of oscillation having stopped	This interrupt occurs when the main clock oscillator stop is detected.
	WDT underflow/ refresh error interrupt	Interrupt on an underflow of the down-counter or occurrence of a refresh error	This interrupt occurs when the watchdog timer (WDT) underflows or a refresh error occurs.
	IWDT underflow/ refresh error interrupt	Interrupt on an underflow of the down-counter or occurrence of a refresh error	This interrupt occurs when the independent watchdog timer (IWDT) underflows or a refresh error occurs.
	RAM error interrupt	—	This interrupt occurs when a parity check error is detected in the RAM or an ECC error is detected in the ECCRAM.

Item		RX63T (ICUb)	RX66T (ICUC)
Return from low power consumption state	Sleep mode	Exit sleep mode by non-maskable interrupts, any interrupt source.	Exit sleep mode by any interrupt source.
	All-module clock stop mode	Exit all-module clock stop mode by the NMI pin interrupt, external pin interrupt, or peripheral interrupt (voltage monitoring 1, voltage monitoring 2, oscillation stop detection interrupt, USB resume, IWDT).	Exit all-module clock stop mode by the NMI pin interrupt, external pin interrupt, or peripheral interrupt (voltage monitoring 1, voltage monitoring 2, oscillation stop detection interrupt, USB resume, IWDT, TMR0 to TMR3).
	Software standby mode	Exit software standby mode by the NMI pin interrupt, external pin interrupt, or peripheral interrupt (voltage monitoring 1, voltage monitoring 2, USB resume, IWDT).	Exit software standby mode by the NMI pin interrupt, external pin interrupt, or peripheral interrupt (voltage monitoring 1, voltage monitoring 2, USB resume, IWDT).
	Deep software standby mode	Exit deep software standby mode by the NMI pin interrupt, specific external pin interrupt, or peripheral interrupt (voltage monitoring 1, voltage monitoring 2).	Exit deep software standby mode by the NMI pin interrupt, specific external pin interrupt, or peripheral interrupt (voltage monitoring 1, voltage monitoring 2).

Table 2.22 Comparison of Interrupt Controller Registers

Register	Bit	RX63T (ICUb)	RX66T (ICUC)
IRn*1	—	Interrupt request register n (n = 016 to 252)	Interrupt request register n (n = 016 to 255)
IPRn*1	—	Interrupt source priority register n (n = 000 to 250)	Interrupt source priority register n (n = 000 to 255)
SWINT2R	—	—	Software interrupt 2 generation register
DTCERn*1	—	DTC activation enable register n (n = 027 to 251)	DTC transfer request enable register n (n = 026 to 255)
DMRSRm	—	DMAC activation request select register m (m = 0 to 3)	DMAC trigger select register m (m = 0 to 7)
IRQCRi	—	IRQ control register i (i = 0 to 7)	IRQ control register i (i = 0 to 15)
IRQFLTE1	—	—	IRQ pin digital filter enable register 1
IRQFLTC1	—	—	IRQ pin digital filter setting register 1
NMISR	RAMST	—	RAM error interrupt status flag
NMIER	RAMEN	—	RAM error interrupt enable bit
GRPm	—	Group m interrupt source register (m = 00, 12)	—
GRPBE0, GRPBL0/ GRPBL1, GRPAL0	—	—	Group BE0, BL0/BL1, AL0 interrupt request register
GENm	—	Group m interrupt enable register (m = 00, 12)	—
GENBE0, GENBL0/ GENBL1, GENAL0	—	—	Group BE0, BL0/BL1, AL0 interrupt request enable register
GCRm	—	Group m interrupt clear register (m = 00)	—
GCRBE0	—	—	Group BE0 interrupt clear register
PIARk	—	—	Software configurable interrupt A request register k (k = 0h to 12h)
SLIARn	—	—	Software configurable interrupt A source select register n (n = 208 to 255)
SLIPRCR	—	—	Software configurable interrupt source select register write protect register

Note: 1. On the RX63T Group n = 253 to 255 correspond to a reserved area.

2.12 Buses

Table 2.23 is a comparative overview of the buses, Table 2.24 is a comparative overview of the external buses, and Table 2.25 is a comparison of bus registers.

Table 2.23 Comparative Overview of Buses

Item		RX63T	RX66T
CPU bus	Instruction bus	• Connected to the CPU (for instructions) • Connected to on-chip memory (RAM, ROM) • Operates in synchronization with the system clock (ICLK)	• Connected to the CPU (for instructions) • Connected to on-chip memory (RAM, code flash memory) • Operates in synchronization with the system clock (ICLK)
	Operand bus	• Connected to the CPU (for operands) • Connected to on-chip memory (RAM, ROM) • Operates in synchronization with the system clock (ICLK)	• Connected to the CPU (for operands) • Connected to on-chip memory (RAM, code flash memory) • Operates in synchronization with the system clock (ICLK)
Memory bus	Memory bus 1	Connected to RAM	Connected to RAM
	Memory bus 2	Connected to ROM	Connected to code flash memory
	Memory bus 3	—	Connected to ECCRAM
Internal main bus	Internal main bus 1	• Connected to the CPU • Operates in synchronization with the system clock (ICLK)	• Connected to the CPU • Operates in synchronization with the system clock (ICLK)
	Internal main bus 2	• Connected to the DMAC and DTC • Connected to on-chip memory (RAM, ROM) • Operates in synchronization with the system clock (ICLK)	• Connected to the DMAC and DTC • Connected to on-chip memory (RAM, code flash memory) • Operates in synchronization with the system clock (ICLK)
Internal peripheral bus	Internal peripheral bus 1	• Connected to peripheral modules (DTC, DMAC, interrupt controller, and bus error monitoring section) • Operates in synchronization with the system clock (ICLK)	• Connected to peripheral modules (DTC, DMAC, interrupt controller, and bus error monitoring section) • Operates in synchronization with the system clock (ICLK)
	Internal peripheral bus 2	• Connected to peripheral modules (modules other than those connected to internal peripheral buses 1, 3, 4, and 5) • Operates in synchronization with the peripheral-module clock (PCLKB)	• Connected to peripheral modules (modules other than those connected to internal peripheral buses 1, 3, 4, and 5) • Operates in synchronization with the peripheral-module clock (PCLKB)
	Internal peripheral bus 3	• Connected to peripheral modules (USB) • Operates in synchronization with the peripheral-module clock (PCLKB)	• Connected to peripheral modules (USBb and CMPC) • Operates in synchronization with the peripheral-module clock (PCLKB)

Item		RX63T	RX66T
Internal peripheral bus	Internal peripheral bus 4	• Connected to peripheral modules (MTU3, GPT, and DPC) • Operates in synchronization with the peripheral-module clock (PCLKA)	• Connected to peripheral modules (MTU3, GPTW, HRPWM, RSPI and SCIi) • Operates in synchronization with the peripheral-module clock (PCLKA)
	Internal peripheral bus 5	Reserved area	Reserved area
	Internal peripheral bus 6	• Connected to ROM (P/E) and E2 DataFlash memory • Operates in synchronization with the FlashIF clock (FCLK)	• Connected to code flash (in P/E) and data flash memory • Operates in synchronization with the FlashIF clock (FCLK)
External bus	CS area	• Connected to the external devices • Operates in synchronization with the external-bus clock (BCLK: 50 MHz (max.))	• Connected to the external devices • Operates in synchronization with the external-bus clock (BCLK: 40 MHz (max.))

Table 2.24 Comparative Overview of External Buses

Item	RX63T	RX66T
External address space	• An external address space is divided into four CS areas (CS0:1 MB, CS1:1 MB, CS2:1 MB, CS3:1 MB) for management. • Chip select signals can be output for each area. • Bus width can be set for each area. — Separate bus: An 8 or 16-bit bus space is selectable. — Address/data multiplexed bus: An 8 or 16-bit bus space is selectable. • An endian mode can be specified for each area.	• An external address space is divided into four CS areas (CS0: 2 MB, CS1: 2 MB, CS2: 2 MB, CS3: 2 MB) for management. • Chip select signals can be output for each area. • Bus width can be set for each area. — Separate bus: An 8 or 16-bit bus space is selectable. — Address/data multiplexed bus: An 8 or 16-bit bus space is selectable. • An endian mode can be specified for each area.
CS area controller	• Recovery cycles can be inserted. — Read recovery: Up to 15 cycles — Write recovery: Up to 15 cycles • Cycle wait function: Wait for up to 31 cycles (page access: up to 7 cycles) • Wait control can be used to set up the following. — Timing of assertion and negation for chip-select signals (CS0# to CS3#) — The timing of assertion of the read signal (RD#) and write signals (WR0#/WR# and WR1#) — The timing with which data output starts and ends • Write access mode: Single write strobe mode/byte strobe mode • Separate bus or address/data multiplexed bus can be set for each area.	• Recovery cycles can be inserted. — Read recovery: Up to 15 cycles — Write recovery: Up to 15 cycles • Cycle wait function: Wait for up to 31 cycles (page access: up to 7 cycles) • Wait control can be used to set up the following. — Timing of assertion and negation for chip-select signals (CS0# to CS3#) — The timing of assertion of the read signal (RD#) and write signals (WR0#/WR# and WR1#) — The timing with which data output starts and ends • Write access mode: Single write strobe mode/byte strobe mode • Separate bus or address/data multiplexed bus can be set for each area.
Write buffer function	When write data from the bus master has been written to the write buffer, write access by the bus master is completed.	When write data from the bus master has been written to the write buffer, write access by the bus master is completed.
Frequency	The CS area controller (CSC) operates in synchronization with the external-bus clock (BCLK).	The CS area controller (CSC) operates in synchronization with the external-bus clock (BCLK).
Address bus	A19 to A0	A20 to A0

Table 2.25 Comparison of Bus Registers

Register	Bit	RX63T	RX66T
BUSPRI	BPRA[1:0]	Memory bus 1 (on-chip RAM) priority control bits	Memory bus 1 and 3 (RAM/ECCRAM) priority control bits

2.13 Memory-Protection Unit

Table 2.26 is a comparative overview of memory-protection unit, and Table 2.27 is a comparison of memory-protection unit registers.

Table 2.26 Comparative Overview of Memory-Protection Unit

Item	RX63T (MPU)	RX66T (MPU)
Region to be covered by memory protection and processor mode	0000 0000h to FFFF FFFFh (in user mode) No memory protection in supervisor mode	0000 0000h to FFFF FFFFh (in user mode) No memory protection in supervisor mode
Number of regions	8	8
Page size (smallest unit of protection)	16 bytes	16 bytes
Specifying addresses of individual regions	Setting the page numbers where regions start and end	Setting the page numbers where regions start and end
Setting to make memory protection effective or ineffective in individual regions	A V (valid) bit in each region-n end page number register (REPAGEn) makes the settings effective or ineffective for the corresponding region (n = 0 to 7).	A V (valid) bit in each region-n end page number register (REPAGEn) makes the settings effective or ineffective for the corresponding region (n = 0 to 7).
Access-control information settings for individual regions	Instruction execution: Permission to execute Operand access: Permission to read, permission to write	Instruction execution: Permission to execute Operand access: Permission to read, permission to write
Start of memory-protection operations	After the memory-protection unit has been enabled, access monitoring start-ing up with the transition to user mode.	After the memory-protection unit has been enabled, access monitoring starting up with the transition to user mode.
Memory-protection error processing	Generation of access exceptions	Generation of access exceptions
Addresses where memory-protection errors are generated	Address in instruction execution: The PC value is preserved on the stack. Address in operand access: The address is stored in the data memory-protection error address register (MPDEA).	Address in instruction execution: The PC value is preserved on the stack. Address in operand access: The address is stored in the data memory-protection error address register (MPDEA).
Determining the reasons for memory-protection errors	The memory-protection error status register (MPESTS) holds indicators of the reason.	The memory-protection error status register (MPESTS) holds indicators of the reason.
Background region setting	Access-control information can be set for the background region (the whole address space).	Access-control information can be set for the background region (the whole address space).
Processing where regions overlap	The access-control information for access to an overlap between regions is the logical OR of the attributes for the given regions, and permission is given priority.	The access-control information for access to an overlap between regions is the logical OR of the attributes for the given regions, and permission is given priority.
Transition to user mode	After updating the registers related to the memory-protection unit, be sure to read the registers for which writing was performed and check that the settings have been made as the final step before the transition to user mode.	After updating the registers related to the memory-protection unit, read any of these registers and check that the settings have been made before the transition to user mode.

Table 2.27 Comparison of Bus Registers

Register	Bit	RX63T (MPU)	RX66T (MPU)
MPESTS	IA (RX63T) IMPER (RX66T)	Instruction memory-protection error generated bit	Instruction memory-protection error generation bit
	DA (RX63T) DMPER (RX66T)	Data memory-protection error generated bit	Data memory-protection error generation bit

2.14 DMA Controller

Table 2.28 is a comparative overview of DMA controller, and Table 2.29 is a comparison of DMA controller registers.

Table 2.28 Comparative Overview of DMA Controller

Item		RX63T (DMACA)	RX66T (DMACAa)
Number of channels		4 (DMACm (m = 0 to 3))	8 (DMACm (m = 0 to 7))
Transfer space		512 MB (0000 0000h to 0FFF FFFFh and F000 0000h to FFFF FFFFh excluding reserved areas)	512 MB (0000 0000h to 0FFF FFFFh and F000 0000h to FFFF FFFFh excluding reserved areas)
Max. transfer data count		1 million data units (maximum transfer count in block transfer mode: 1,024 data units × 1,024 blocks)	64 million data units (maximum transfer count in block transfer mode: 1,024 data units × 65,536 blocks)
DMA request source		Activation source selectable for each channel • Software trigger • Interrupt requests from peripheral modules or trigger input to external interrupt input pins	Request source selectable for each channel • Software trigger • Interrupt requests from peripheral modules or trigger input to external interrupt input pins
Channel priority		Channel 0 > Channel 1 > Channel 2 > Channel 3 (Channel 0: Highest)	Channel 0 > Channel 1 > Channel 2 > Channel 3... > Channel 7 (Channel 0: Highest)
Transfer data	Single data	Bit length: 8, 16, 32 bits	Bit length: 8, 16, 32 bits
	Block size	Number of data: 1 to 1,024	Number of data: 1 to 1,024
Transfer mode	Normal transfer mode	• One data transfer by one DMA transfer request • Free running mode (setting in which total number of data transfers is not specified) settable	• One data transfer by one DMA transfer request • Free running mode (setting in which total number of data transfers is not specified) settable
	Repeat transfer mode	• One data transfer by one DMA transfer request • Program returns to the transfer start address on completion of the repeat size of data transfer specified for the transfer source or destination. • Maximum settable repeat size: 1,024	• One data transfer by one DMA transfer request • Program returns to the transfer start address on completion of the repeat size of data transfer specified for the transfer source or destination. • Maximum settable repeat size: 1,024
	Block transfer mode	• One block data transfer by one DMA transfer request • Maximum settable block size: 1,024 data	• One block data transfer by one DMA transfer request • Maximum settable block size: 1,024 data
Selective functions	Extended repeat area function	• Function in which data can be transferred by repeating the address values in the specified range with the upper bit values in the transfer address register fixed • Area of 2 bytes to 128 MB separately settable as extended repeat area for transfer source and destination	• Function in which data can be transferred by repeating the address values in the specified range with the upper bit values in the transfer address register fixed • Area of 2 bytes to 128 MB separately settable as extended repeat area for transfer source and destination

Item		RX63T (DMACA)	RX66T (DMACAa)
Interrupt request	Transfer end interrupt	• Generated on completion of transferring data volume specified by the transfer counter.	• Generated when the specified number of transfers is completed in normal transfer mode • Generated when the specified repeat count of transfers is completed in repeat transfer mode • Generated when the specified block count of transfers is completed in block transfer mode
Interrupt request	Transfer escape end interrupt	Generated when the repeat size of data transfer is completed or the extended repeat area overflows.	Generated when the repeat size of data transfer is completed or the extended repeat area overflows.
Event link function		—	An event link request is generated after each data transfer (for block transfer, after each block is transferred).
Power consumption reduction function		Module-stop state can be set.	Module-stop state can be set.

Table 2.29 Comparison of DMA Controller Registers

Register	Bit	RX63T (DMACA)	RX66T (DMACAa)
DMCRB	—	DMA block transfer count register (b9 to b0)	DMA block transfer count register (b15 to b0)
DMIST	—	—	DMAC74 interrupt status monitor register

2.15 Data Transfer Controller

Table 2.30 is a comparative overview of the data transfer controllers.

Table 2.30 Comparative Overview of Data Transfer Controllers

Item	RX63T (DTCa)	RX66T (DTCa)
Transfer modes	• Normal transfer mode • A single activation leads to a single data transfer. • Repeat transfer mode — A single activation leads to a single data transfer. — The transfer address is returned to the transfer start address after the number of data transfers corresponding to "repeat size". — The maximum repeat size is 256. • Block transfer mode — A single activation leads to the transfer of a single block. — The maximum block size is 256 data.	• Normal transfer mode • A single transfer request leads to a single data transfer. • Repeat transfer mode — A single transfer request leads to a single data transfer. — The transfer address is returned to the transfer start address after the number of data transfers corresponding to “repeat size”. — The maximum number of repeat transfers is 256, and the maximum data transfer size is 256 × 32 bits, 1024 bytes. • Block transfer mode — A single transfer request leads to the transfer of a single block. — The maximum block size is 256 × 32 bits = 1024 bytes.
Number of transfer channels	Channel transfer corresponding to the interrupt source is possible (transferred by DTC activation request from the ICU).	The same number as all interrupt sources that can start the DTC transfer.
Chain transfer	• Data of multiple channels can be transferred on a single activation source (chain transfer). • Either “executed when the counter is 0” or “always executed” can be selected for chain transfer.	• Multiple types of data transfers can sequentially be executed in response to a single request. • Either “performed only when the transfer counter becomes 0” or “every time” can be selected.
Transfer space	• In short-address mode: 16 MB (Areas from 0000 0000h to 007F FFFFh and FF80 0000h to FFFF FFFFh excepting reserved areas) • In full-address mode: 4 GB (Area from 0000 0000h to FFFF FFFFh excepting reserved areas)	• In short-address mode: 16 MB (Areas from 0000 0000h to 007F FFFFh and FF80 0000h to FFFF FFFFh except reserved areas) • In full-address mode: 4 GB (Area from 0000 0000h to FFFF FFFFh except reserved areas)
Data transfer units	• Length of a single data: 8, 16, or 32 bits • Number of data for a single block: 1 to 256 data	• Single data: 1 byte (8 bits), 1 word (16 bits), 1 longword (32 bits) • Single block size: 1 to 256 data
CPU interrupt source	• An interrupt request can be generated to the CPU on a DTC activation interrupt. • An interrupt request can be generated to the CPU after a single data transfer. • An interrupt request can be generated to the CPU after data transfer of specified volume.	• An interrupt request can be generated to the CPU on a request source for a data transfer. • An interrupt request can be generated to the CPU after a single data transfer. • An interrupt request can be generated to the CPU after data transfer of specified volume.

Item	RX63T (DTCa)	RX66T (DTCa)
Event link function	—	An event link request is generated after one data transfer (for block, after one block transfer).
Read skip	Transfer data read skip can be specified.	Reading of the transfer information can be skipped when the same transfer is repeated.
Write-back skip	When "fixed" is selected for transfer source address or transfer destination address, write-back skip execution is provided.	Write-back of the transferred data that is not updated can be skipped when the address of the transfer source or destination is fixed.
Low power consumption function	Module-stop state can be specified.	Module stop state can be set.

2.16 I/O Ports

Table 2.31 to Table 2.35 are comparative overviews of I/O ports specifications for each package, Table Table 2.37 is a comparison of I/O port functions, and Table 2.38 is a comparison of I/O port registers.

Table 2.31 Comparative Overview of I/O Ports on 144-Pin Packages

Item	RX63T (144-Pin)	RX66T (144-Pin) (With PGA Pseudo-Differential Input and USB Pin)
PORT0	P00 to P05	P00, P01
PORT1	P10 to P14	P10 to P17
PORT2	P20 to P26	P20 to P27
PORT3	P30 to P35	P30 to P37
PORT4	P40 to P47	P40 to P47
PORT5	P50 to P57	P50 to P55
PORT6	P60 to P65	P60 to P65
PORT7	P70 to P76	P70 to P76
PORT8	P80 to P82	P80 to P82
PORT9	P90 to P96	P90 to P96
PORTA	PA0 to PA6	PA0 to PA7
PORTB	PB0 to PB7	PB0 to PB7
PORTC	PC0 to PC5	PC0 to PC6
PORTD	PD0 to PD7	PD0 to PD7
PORTE	PE0 to PE5	PE0 to PE6
PORTF	PF0 to PF4	PF0 to PF3
PORTG	PG0 to PG6	PG0 to PG2
PORTH	—	PH0 to PH7
PORTK	—	PK0 to PK2

Table 2.32 Comparative Overview of I/O Ports on 112-Pin Packages

Item	RX63T (112-Pin)	RX66T (112-Pin) (With PGA Pseudo-Differential Input and Without USB Pin)
PORT0	P00, P01, P04, P05	P00, P01
PORT1	P10 to P12	P10 to P17
PORT2	P20 to P24	P20 to P24, P27
PORT3	P30 to P33	P30 to P33, P36, P37
PORT4	P40 to P47	P40 to P47
PORT5	P50 to P55	P52 to P55
PORT6	P60 to P65	P60 to P65
PORT7	P70 to P76	P70 to P76
PORT8	P80 to P82	P80 to P82
PORT9	P90 to P96	P90 to P96
PORTA	PA0 to PA5	PA0 to PA5
PORTB	PB0 to PB7	PB0 to PB7
PORTC	—	PC0 to PC2
PORTD	PD0 to PD7	PD0 to PD7
PORTE	PE0 to PE5	PE0 to PE5
PORTF	PF2 to PF4	—
PORTG	PG0 to PG5	PG0 to PG2
PORTH	—	PH0, PH4

Table 2.33 Comparative Overview of I/O Ports on 100-Pin Packages (RX66T: With PGA Pseudo-Differential Input)

Item	RX63T (100-Pin)	RX66T (100-Pin)	
		With PGA Pseudo-Differential Input and USB Pin	With PGA Pseudo-Differential Input and Without USB Pin
PORT0	P00, P01	P00, P01	P00, P01
PORT1	P10, P11	P10, P11	P10, P11
PORT2	P20 to P24	P20 to P24, P27	P20 to P24, P27
PORT3	P30 to P33	P30 to P33, P36, P37	P30 to P33, P36, P37
PORT4	P40 to P47	P40 to P47	P40 to P47
PORT5	P50 to P55	P52 to P55	P52 to P55
PORT6	P60 to P65	P60 to P65	P60 to P65
PORT7	P70 to P76	P70 to P76	P70 to P76
PORT8	P80 to P82	P80 to P82	P80 to P82
PORT9	P90 to P96	P90 to P96	P90 to P96
PORTA	PA0 to PA5	PA0 to PA5	PA0 to PA5
PORTB	PB0 to PB7	PB0 to PB6	PB0 to PB7
PORTD	PD0 to PD7	PD2 to PD7	PD0 to PD7
PORTE	PE0 to PE5	PE0 to PE5	PE0 to PE5
PORTH	—	PH0, PH4	PH0, PH4

Table 2.34 Comparative Overview of I/O Ports on 100-Pin Packages (RX66T: Without PGA Pseudo-Differential Input)

Item	RX63T (100-Pin)	RX66T (100-Pin) (Without PGA Pseudo-Differential Input and Without USB Pin)
PORT0	P00, P01	P00, P01
PORT1	P10, P11	P10, P11
PORT2	P20 to P24	P20 to P24
PORT3	P30 to P33	P30 to P33, P36, P37
PORT4	P40 to P47	P40 to P47
PORT5	P50 to P55	P50 to P55
PORT6	P60 to P65	P60 to P65
PORT7	P70 to P76	P70 to P76
PORT8	P80 to P82	P80 to P82
PORT9	P90 to P96	P90 to P96
PORTA	PA0 to PA5	PA0 to PA5
PORTB	PB0 to PB7	PB0 to PB7
PORTD	PD0 to PD7	PD0 to PD7
PORTE	PE0 to PE5	PE0 to PE5

Table 2.35 Comparative Overview of I/O Ports on 64-Pin Packages

Item	RX63T (64-Pin)	RX66T (64-Pin) (With PGA Pseudo-Differential Input and Without USB Pin)
PORT0	P00, P01	P00, P01
PORT1	P10, P11	P11
PORT2	P22 to P24	P20 to P22
PORT3	P30 to P33	P36, P37
PORT4	P40 to P47	P40 to P42, P44 to P46
PORT5	—	P52 to P54
PORT6	—	P64, P65
PORT7	P70 to P76	P70 to P76
PORT9	P91 to P94	P90 to P96
PORTA	PA2 to PA5	—
PORTB	PB0 to PB7	PB0 to PB6
PORTD	PD3 to PD7	PD3 to PD7
PORTE	PE2	PE2
PORTH	—	PH0, PH4

Table 2.36 Comparative Overview of I/O Ports on 48-Pin Packages

Item	RX63T (48-Pin)	RX66T (48-Pin) (Without PGA Pseudo-Differential Input and Without USB Pin)
PORT0	—	P00
PORT1	—	P10, P11
PORT2	P22 to P24	—
PORT3	P30	P36, P37
PORT4	P40 to P44, P47	P40 to P44
PORT6	—	P62, P64, P65
PORT7	P70 to P76	P71 to P76
PORT9	—	P94
PORTA	PA2, PA3	PA3, PA5
PORTB	PB0 to PB6	PB0 to PB6
PORTD	PD3 to PD7	PD3, PD5, PD7
PORTE	PE2	PE2

Table 2.37 Comparison of I/O Port Functions

Item	Port Symbol	RX63T		RX66T
		144/120/112/100-Pin Version	64/48-Pin Version	
Input pull-up function	PORT0	—	—	P00, P01
	PORT1	—	—	P10 to P17
	PORT2	—	—	P20 to P27
	PORT3	—	—	P30 to P37
	PORT4	—	—	P43, P47
	PORT5	—	—	P50 to P55
	PORT6	—	—	P60 to P65
	PORT7	—	—	P70 to P76
	PORT8	—	—	P80 to P82
	PORT9	—	—	P90 to P96
	PORTA	—	—	PA0 to PA7
	PORTB	—	—	PB0 to PB7

Item	Port Symbol	RX63T		RX66T
		144/120/112/100-Pin Version	64/48-Pin Version	
Input pull-up function	PORTC	—	—	PC0 to PC6
	PORTD	—	—	PD0 to PD7
	PORTE	—	—	PE0, PE1, PE3 to PE6
	PORTF	—	—	PF0 to PF3
	PORTG	—	—	PG0 to PG2
	PORTH	—	—	PH1 to PH3, PH5 to PH7
	PORTK	—	—	PK0 to PK2
Open-drain output function	PORT0	P02, P03	—	P00, P01
	PORT1	—	—	P10 to P17
	PORT2	P22, P23, P26	P24	P20 to P27
	PORT3	P34, P35	P30	P30 to P37
	PORT4	—	—	P43, P47
	PORT5	—	—	P50 to P55
	PORT6	—	—	P60 to P65
	PORT7	—	—	P70 to P76
	PORT8	P80, P81	—	P80 to P82
	PORT9	P95, P96	P93, P94	P90 to P96
	PORTA	PA1, PA2, PA4, PA5	—	PA0 to PA7
	PORTB	PB1, PB2, PB5, PB6	PB1, PB2, PB5, PB6	PB0 to PB7
	PORTC	—	—	PC0 to PC6
	PORTD	PD3, PD5	PD3, PD5	PD0 to PD7
	PORTE	—	—	PE0, PE1, PE3 to PE6
	PORTF	PF2, PF3	—	PF0 to PF3
	PORTG	PG0, PG1, PG3, PG4	—	PG0 to PG2
	PORTH	—	—	PH1 to PH3, PH5 to PH7
	PORTK	—	—	PK0 to PK2
Drive capacity switching function	PORT0	P00, P01, P05	—	P00, P01
	PORT1	P11, P12	—	P10 to P17
	PORT2	P20 to P26	—	P20 to P27
	PORT3	P30 to P33	—	P30 to P37
	PORT4	—	—	P43, P47
	PORT5	P52, P53	—	P50 to P55
	PORT6	P60 to P65	—	P60 to P65
	PORT7	P70 to P76	—	P70 to P76
	PORT8	P80, P81	—	P80 to P82
	PORT9	P90 to P96	—	P90 to P96
	PORTA	PA0 to PA6	—	PA0 to PA7
	PORTB	PB0, PB3 to PB7	—	PB0 to PB7
	PORTC	—	—	PC0 to PC6
	PORTD	PD0 to PD2, PD6, PD7	—	PD0 to PD7
	PORTE	PE0, PE1, PE3 to PE5	—	PE0, PE1, PE3 to PE6
	PORTF	PF2, PF4	—	PF0 to PF3
	PORTG	PG6	—	PG0 to PG2

Item	Port Symbol	RX63T		RX66T
		144/120/112/100-Pin Version	64/48-Pin Version	
Drive capacity switching function	PORTH	—	—	PH1 to PH3, PH5 to PH7
	PORTK	—	—	PK0 to PK2
5 V tolerant	PORT0	—	P00, P01	—
	PORT1	—	P10, P11	—
	PORT2	—	P22 to P24	—
	PORT3	—	P30 to P34	—
	PORT7	—	P70 to P76	—
	PORT9	—	P91 to P94	—
	PORTA	—	PA2 to PA5	—
	PORTB	—	PB0 to PB7	PB1, PB2
	PORTC	—	—	PC0*1
	PORTD	—	PD3 to PD7	PD2*1

Note: 1. Implemented only on products with a RAM capacity of 128 KB.

Table 2.38 Comparison of I/O Port Registers

Register	Bit	RX63T	RX66T
PDR	B0 to B7	Pm0 to Pm7 I/O select bits (m = 0 to 3, 7 to 9, A, B, D to G)	Pm0 to Pm7 I/O select bits (m = 0 to 9, A to H, K)
PODR	B0 to B7	Pm0 to Pm7 output data store bits (m = 0 to 3, 7 to 9, A, B, D to G)	Pm0 to Pm7 output data store bits (m = 0 to 9, A to H, K)
PIDR	B0 to B7	Pm0 to Pm7 bits (m = 0 to 9, A to G)	Pm0 to Pm7 bits (m = 0 to 9, A to H, K)
PMR	B0 to B7	Pm0 to Pm7 pin mode control bits (m = 0 to 3, 7 to 9, A, B, D to G)	Pm0 to Pm7 pin mode control bits (m = 0 to 9, A to H, K)
ODR0	B0	Pm0 output type select bit (m = 3, 8, G)	Pm0 output type select bit (m = 0 to 9, A to H, K)
	B2	Pm1 output type select bit (m = 8, A, B, G)	Pm1 output type select bit (m = 0 to 9, A to H, K)
	B4	Pm2 output type select bit (m = 0, 2, A, B, F)	Pm2 output type select bit (m = 0 to 9, A to H, K)
	B6	Pm3 output type select bit (m = 0, 2, 9, D, F, G)	Pm3 output type select bit (m = 0 to 9, A to H, K)
ODR1	B0	Pm4 output type select bit (m = 2, 3, A, G)	Pm4 output type select bit (m = 1 to 7, 9, A to E, H)
	B2	Pm5 output type select bit (m = 3, 9, A, B, D)	Pm5 output type select bit (m = 1 to 7, 9, A to E, H)
	B4	Pm6 output type select bit (m = 2, 9, B)	Pm6 output type select bit (m = 1 to 7, 9, A to E, H)
	B6	—	Pm7 output type select bit (m = 1 to 7, 9, A to E, H)
PCR	—	—	Pull-up resistor control register
DSCR	—	—	Drive capacity control register
DSCR1	—	Driving ability control register 1	—
DSCR2	B0 to B5	—	Pm0 to Pm5 drive capacity control bit 2 (m = 7 to 9, B, D)
	B6	RSPI pins (MISOn, SSLn0 to SSLn3) driving ability control bit MISOn: P22, PA5, PD1 SSLn0: P30, PA3, PD6 SSLn1: P31, PA2, PD7 SSLn2: P32, PA1, PE0 SSLn3: P33, PA0, PE1 (n = A, B)	Pm6 drive capacity control bit 2 (m = 7 to 9, B, D)
	B7	RSPI pins (RSPCKn, MOSIn) driving ability control bit RSPCKn: P24, PA4, PD0 MOSIn: P23, PB0, PD2 (n = A, B)	—

2.17 Multi-Function Pin Controller

Table 2.39 is a comparison of the assignments of multiplexed pins, and Table 2.40 to Table 2.59 are comparisons of multi-function pin controller registers.

In the following comparison of the assignments of multiplexed pins, **light blue text** designates pins that exist on the RX66T Group only and **orange text** pins that exist on the RX63T Group only. A circle (○) indicates that a function is assigned, a cross (×) that the pin does not exist or that no function is assigned, and grayed out items mean that the function is not implemented.

Table 2.39 Comparison of Multiplexed Pin Assignments

Module/ Function	Pin Function	Port Allocation	RX63T (MPC)				RX66T (MPC)			
			144-Pin	112-Pin	100-Pin	64-Pin	144-Pin	112-Pin	100-Pin	64-Pin
Interrupt	NMI (input)	PE2	○	○	○	○	○	○	○	○
	IRQ0-DS (input)	P10	○	○	○	○	○	○	○	×
	IRQ0 (input)	PB5	×	×	×	○	×	×	×	×
		PE5	○	○	○	×	○	○	○	×
		PG0	○	○	×	×	○	○	×	×
		P52	×	×	×	×	○	○	○	○
	IRQ1-DS (input)	P11	○	○	○	○	○	○	○	○
	IRQ1 (input)	P93	×	×	×	○	×	×	×	×
		PE4	○	○	○	×	○	○	○	×
		PG1	○	○	×	×	○	○	×	×
		P53	×	×	×	×	○	○	○	○
		PA5	×	×	×	×	○	○	○	×
	IRQ2-DS (input)	P00	×	×	×	○	×	×	×	×
		PE3	○	○	○	×	○	○	○	×
	IRQ2 (input)	PB6	○	○	○	×	○	○	○	○
		PG2	○	○	×	×	○	○	×	×
		P00	×	×	×	×	○	○	○	○
		P54	×	×	×	×	○	○	○	○
		PD4	×	×	×	×	○	○	○	○
	IRQ3-DS (input)	PB4	○	○	○	○	○	○	○	○
	IRQ3 (input)	P34	○	×	×	×	○	×	×	×
		P82	○	○	○	×	○	○	○	×
		P55	×	×	×	×	○	○	○	×
		PE6	×	×	×	×	○	×	×	×
	IRQ4-DS (input)	P01	×	×	×	○	×	×	×	×
		P96	○	○	○	×	○	○	○	○
	IRQ4 (input)	P24	○	○	○	×	○	○	○	×
		PB1	○	○	○	×	○	○	○	○
		P01	×	×	×	×	○	○	○	○
		P60	×	×	×	×	○	○	○	×
	IRQ5-DS (input)	P70	○	○	○	○	○	○	○	○
	IRQ5 (input)	P80	○	○	○	×	○	○	○	×
		PF2	○	○	×	×	○	×	×	×
		P61	×	×	×	×	○	○	○	×
		PD6	×	×	×	×	○	○	○	○
	IRQ6-DS (input)	P21	○	○	○	×	○	○	○	○

Module/ Function	Pin Function	Port Allocation	RX63T (MPC)				RX66T (MPC)			
			144-Pin	112-Pin	100-Pin	64-Pin	144-Pin	112-Pin	100-Pin	64-Pin
Interrupt	IRQ6 (input)	PD5	○	○	○	×	○	○	○	○
		PG4	○	○	×	×	×	×	×	×
		P31	×	×	×	×	○	○	○	×
		P35	×	×	×	×	○	×	×	×
		P62	×	×	×	×	○	○	○	×
	IRQ7-DS (input)	P20	○	○	○	×	○	○	○	○
	IRQ7 (input)	P03	○	×	×	×	×	×	×	×
		PE0	○	○	○	×	○	○	○	×
		P30	×	×	×	×	○	○	○	×
		P63	×	×	×	×	○	○	○	×
		PA6	×	×	×	×	○	×	×	×
	IRQ8-DS (input)	PK1					○	×	×	×
	IRQ8 (input)	P64					○	○	○	○
		PB0					○	○	○	○
		PD7					○	○	○	○
	IRQ9-DS (input)	PK2					○	×	×	×
	IRQ9 (input)	P12					○	○	×	×
		P65					○	○	○	○
		PB3					○	○	○	○
	IRQ10-DS (input)	PC5					○	×	×	×
	IRQ10 (input)	P13					○	○	×	×
		P22					○	○	○	○
		P25					○	×	×	×
	IRQ11-DS (input)	PC6					○	×	×	×
	IRQ11 (input)	P14					○	○	×	×
		P23					○	○	○	×
		P26					○	×	×	×
	IRQ12-DS (input)	P32					○	○	○	×
	IRQ12 (input)	P15					○	○	×	×
		PC0					○	○	×	×
		PF0					○	×	×	×
	IRQ13-DS (input)	P33					○	○	○	×
	IRQ13 (input)	P16					○	○	×	×
		PC1					○	○	×	×
		PF1					○	×	×	×
	IRQ14-DS (input)	PA1					○	○	○	×
	IRQ14 (input)	P17					○	○	×	×
		PC3					○	×	×	×
		PF3					○	×	×	×
	IRQ15-DS (input)	PK0					○	×	×	×
	IRQ15 (input)	P27					○	○	○*1	×
		PC2					○	○	×	×
		PE1					○	○	○	×

Module/ Function	Pin Function	Port Allocation	RX63T (MPC)				RX66T (MPC)			
			144-Pin	112-Pin	100-Pin	64-Pin	144-Pin	112-Pin	100-Pin	64-Pin
Multi-function timer unit 3	MTIOC0A (input/output) / MTIOC0A# (input/output)	P31	○	○	○	○	○	○	○	×
		PB3	○	○	○	○	○	○	○	○
	MTIOC0B (input/output) / MTIOC0B# (input/output)	P30	○	○	○	○	○	○	○	×
		PB2	○	○	○	○	○	○	○	○
		PC0	×	×	×	×	○	○	×	×
	MTIOC0C (input/output) / MTIOC0C# (input/output)	P27	×	×	×	×	○	○	○*1	×
		PB1	○	○	○	○	○	○	○	○
		PC1	×	×	×	×	○	○	×	×
	MTIOC0D (input/output) / MTIOC0D# (input/output)	PB0	○	○	○	○	○	○	○	○
		PC2	×	×	×	×	○	○	×	×
	MTIOC1A (input/output) / MTIOC1A# (input/output)	P27	×	×	×	×	○	○	○*1	×
		PA5	○	○	○	○	○	○	○	×
		PC6	×	×	×	×	○	×	×	×
	MTIOC1B (input/output) / MTIOC1B# (input/output)	PA4	○	○	○	○	○	○	○	×
		PC5	×	×	×	×	○	×	×	×
	MTIOC2A (input/output) / MTIOC2A# (input/output)	P35	×	×	×	×	○	×	×	×
		PA3	○	○	○	○	○	○	○	×
	MTIOC2B (input/output) / MTIOC2B# (input/output)	P34	×	×	×	×	○	×	×	×
		PA2	○	○	○	○	○	○	○	×
	MTIOC3A (input/output) / MTIOC3A# (input/output)	P11	×	×	×	×	○	○	○	○
		P33	○	○	○	○	○	○	○	×
	MTIOC3B (input/output) / MTIOC3B# (input/output)	P12	×	×	×	×	○	○	×	×
		P71	○	○	○	○	○	○	○	○
	MTIOC3C (input/output) / MTIOC3C# (input/output)	P32	○	○	○	○	○	○	○	×
	MTIOC3D (input/output) / MTIOC3D# (input/output)	P15	×	×	×	×	○	○	×	×
		P74	○	○	○	○	○	○	○	○
	MTIOC4A (input/output) / MTIOC4A# (input/output)	P13	×	×	×	×	○	○	×	×
		P72	○	○	○	○	○	○	○	○

Module/ Function	Pin Function	Port Allocation	RX63T (MPC)				RX66T (MPC)			
			144-Pin	112-Pin	100-Pin	64-Pin	144-Pin	112-Pin	100-Pin	64-Pin
Multi-function timer unit 3	MTIOC4B (input/output) / MTIOC4B# (input/output)	P14	×	×	×	×	○	○	×	×
		P73	○	○	○	○	○	○	○	○
	MTIOC4C (input/output) / MTIOC4C# (input/output)	P16	×	×	×	×	○	○	×	×
		P75	○	○	○	○	○	○	○	○
	MTIOC4D (input/output) / MTIOC4D# (input/output)	P17	×	×	×	×	○	○	×	×
		P76	○	○	○	○	○	○	○	○
	MTIC5U (input) / MTIC5U# (input)	P24	×	×	×	○	○	○	○	×
		P82	○	○	○	×	○	○	○	×
	MTIC5V (input) / MTIC5V# (input)	P23	×	×	×	○	○	○	○	×
		P81	○	○	○	×	○	○	○	×
	MTIC5W (input) / MTIC5W# (input)	P22	×	×	×	○	○	○	○	○
		P80	○	○	○	×	○	○	○	×
	MTIOC6A (input/output) / MTIOC6A# (input/output)	P33	×	×	×	○	×	×	×	×
		PA1	○	○	○	×	○	○	○	×
	MTIOC6B (input/output) / MTIOC6B# (input/output)	P71	×	×	×	○	×	×	×	×
		P95	○	○	○	×	○	○	○	○
	MTIOC6C (input/output) / MTIOC6C# (input/output)	P32	×	×	×	○	×	×	×	×
		PA0	○	○	○	×	○	○	○	×
	MTIOC6D (input/output) / MTIOC6D# (input/output)	P74	×	×	×	○	×	×	×	×
		P92	○	○	○	×	○	○	○	○
	MTIOC7A (input/output) / MTIOC7A# (input/output)	P72	×	×	×	○	×	×	×	×
	MTIOC7A (input/output) / MTIOC7A# (input/output)	P94	○	○	○	×	○	○	○	○
	MTIOC7B (input/output) / MTIOC7B# (input/output)	P73	×	×	×	○	×	×	×	×
		P93	○	○	○	×	○	○	○	○

Module/ Function	Pin Function	Port Allocation	RX63T (MPC)				RX66T (MPC)			
			144-Pin	112-Pin	100-Pin	64-Pin	144-Pin	112-Pin	100-Pin	64-Pin
Multi-function timer unit 3	MTIOC7C (input/output) / MTIOC7C# (input/output)	P75	×	×	×	○	×	×	×	×
		P91	○	○	○	×	○	○	○	○
	MTIOC7D (input/output) / MTIOC7D# (input/output)	P76	×	×	×	○	×	×	×	×
		P90	○	○	○	×	○	○	○	○
	MTIOC9A (input/output) / MTIOC9A# (input/output)	P00					○	○	○	○
		P21					○	○	○	○
		P26					○	×	×	×
		P35					○	×	×	×
		PD7					○	○	○	○
	MTIOC9B (input/output)	P22					○	○	○	○
	MTIOC9B (input/output) / MTIOC9B# (input/output)	P10					○	○	○	×
		P34					○	×	×	×
		PC4					○	×	×	×
		PE0					○	○	○	×
	MTIOC9C (input/output) / MTIOC9C# (input/output)	P01					○	○	○	○
		P20					○	○	○	○
		P25					○	×	×	×
		PC6					○	×	×	×
		PD6					○	○	○	○
	MTIOC9D (input/output)	P11					○	○	○	○
	MTIOC9D (input/output) / MTIOC9D# (input/output)	PC3					○	×	×	×
		PC5					○	×	×	×
		PE1					○	○	○	×
		PE5					○	○	○	×
	MTCLKA (input) / MTCLKA# (input)	P21	○	○	○	×	○	○	○	○
		P22	×	×	×	○	×	×	×	×
		P33	○	○	○	×	○	○	○	×
		PB3	×	×	×	○	×	×	×	×
		PA7	×	×	×	×	○	×	×	×
	MTCLKB (input) / MTCLKB# (input)	P20	○	○	○	×	○	○	○	○
		P23	×	×	×	○	×	×	×	×
		P32	○	○	○	×	○	○	○	×
		PB2	×	×	×	○	×	×	×	×
		PA6	×	×	×	×	○	×	×	×
	MTCLKC (input) / MTCLKC# (input)	P11	○	○	○	○	○	○	○	○
		P24	×	×	×	○	×	×	×	×
		P31	○	○	○	×	○	○	○	×
		PA7	×	×	×	×	○	×	×	×
		PE4	○	○	○	×	○	○	○	×
	MTCLKD (input) / MTCLKD# (input)	P10	○	○	○	○	○	○	○	×
		P22	×	×	×	×	○	○	○	○
		P30	○	○	○	○	○	○	○	×
		PA6	×	×	×	×	○	×	×	×
		PE3	○	○	○	×	○	○	○	×

Module/ Function	Pin Function	Port Allocation	RX63T (MPC)				RX66T (MPC)			
			144-Pin	112-Pin	100-Pin	64-Pin	144-Pin	112-Pin	100-Pin	64-Pin
Multi-function timer unit 3	ADSM0 (output)	PA7					○	×	×	×
		PB2					○	○	○	○
		PC2					○	○	×	×
	ADSM1 (output)	PA6					○	×	×	×
		PB1					○	○	○	○
		PC1					○	○	×	×
Port output enable 3	POE0# (input)	P70	○	○	○	○	○	○	○	○
	POE4# (input)	P96	○	○	○	×	○	○	○	○
	POE8# (input)	PB4	○	○	○	○	○	○	○	○
	POE9# (input)	P11					○	○	○	○
		P27					○	○	○*1	×
	POE10# (input)	PE4	○	○	○	×	○	○	○	×
		PE2	○	○	○	○	○	○	○	○
		PE6	×	×	×	×	○	×	×	×
	POE11# (input)	PE3	○	○	○	×	○	○	○	×
		PB5	×	×	×	○	×	×	×	×
	POE12# (input)	PG5	○	○	×	×	×	×	×	×
		P01	×	×	×	×	○	○	○	○
		P10	×	×	×	×	○	○	○	×
		PK2	×	×	×	×	○	×	×	×
	POE13# (input)	PK1					○	×	×	×
	POE14# (input)	PK0					○	×	×	×
General PWM timer	GTIOC0A (input/output) / GTIOC0A# (input/output)	P12	×	×	×	×	○	○	×	×
		P71	○	○	○	○	○	○	○	○
		PD2	×	×	×	×	○	○	○	×
		PD7	○	○	○	○	○	○	○	○
		PG1	×	×	×	×	○	○	×	×
	GTIOC0B (input/output) / GTIOC0B# (input/output)	P15	×	×	×	×	○	○	×	×
		P74	○	○	○	○	○	○	○	○
		PD1	×	×	×	×	○	○	○*4	×
		PD6	○	○	○	○	○	○	○	○
		PG2	×	×	×	×	○	○	×	×
	GTIOC1A (input/output) / GTIOC1A# (input/output)	P13	×	×	×	×	○	○	×	×
		P72	○	○	○	○	○	○	○	○
		PD0	×	×	×	×	○	○	○*4	×
		PD5	○	○	○	○	○	○	○	○
		PK2	×	×	×	×	○	×	×	×
	GTIOC1B (input/output) / GTIOC1B# (input/output)	P16	×	×	×	×	○	○	×	×
		P75	○	○	○	○	○	○	○	○
		PB7	×	×	×	×	○	○	○*4	×
		PD4	○	○	○	○	○	○	○	○
		PG0	×	×	×	×	○	○	×	×
	GTIOC2A (input/output) / GTIOC2A# (input/output)	P14	×	×	×	×	○	○	×	×
		P73	○	○	○	○	○	○	○	○
		PB6	×	×	×	×	○	○	○	○
		PD3	○	○	○	○	○	○	○	○
		PK0	×	×	×	×	○	×	×	×

Module/ Function	Pin Function	Port Allocation	RX63T (MPC)				RX66T (MPC)			
			144-Pin	112-Pin	100-Pin	64-Pin	144-Pin	112-Pin	100-Pin	64-Pin
General PWM timer	GTIOC2B (input/output) / GTIOC2B# (input/output)	P17	×	×	×	×	○	○	×	×
		P76	○	○	○	○	○	○	○	○
		PB5	×	×	×	×	○	○	○	○
		PB6	×	×	×	○	×	×	×	×
		PB7	×	×	×	○	×	×	×	×
		PD2	○	○	○	×	○	○	○	×
		PK1	×	×	×	×	○	×	×	×
	GTIOC3A (input/output) / GTIOC3A# (input/output)	P32	×	×	×	×	○	○	○	×
		P00	×	×	×	○	×	×	×	×
		PD1	○	○	○	×	○	○	○*4	×
		PD7	×	×	×	×	○	○	○	○
		PE5	×	×	×	×	○	○	○	×
	GTIOC3B (input/output) / GTIOC3B# (input/output)	P11	×	×	×	×	○	○	○	○
		P33	×	×	×	×	○	○	○	×
		P01	×	×	×	○	×	×	×	×
		PD0	○	○	○	×	○	○	○*4	×
		PD6	×	×	×	×	○	○	○	○
	GTIOC4A (input/output) / GTIOC4A# (input/output)	P71	×	×	×	×	○	○	○	○
		P95	○	○	○	×	○	○	○	○
	GTIOC4B (input/output) / GTIOC4B# (input/output)	P74	×	×	×	×	○	○	○	○
		P92	○	○	○	×	○	○	○	○
	GTIOC5A (input/output) / GTIOC5A# (input/output)	P72	×	×	×	×	○	○	○	○
		P94	○	○	○	×	○	○	○	○
	GTIOC5B (input/output) / GTIOC5B# (input/output)	P75	×	×	×	×	○	○	○	○
		P91	○	○	○	×	○	○	○	○
	GTIOC6A (input/output) / GTIOC6A# (input/output)	P73	×	×	×	×	○	○	○	○
		P93	○	○	○	×	○	○	○	○
		PG3	○	○	×	×	×	×	×	×
	GTIOC6B (input/output) / GTIOC6B# (input/output)	P76	×	×	×	×	○	○	○	○
		P90	○	○	○	×	○	○	○	○
		PG4	○	○	×	×	×	×	×	×
	GTIOC7A (input/output) / GTIOC7A# (input/output)	P12	×	×	×	×	○	○	×	×
		P95	×	×	×	×	○	○	○	○
		PG0	○	○	×	×	×	×	×	×
	GTIOC7B (input/output) / GTIOC7B# (input/output)	P15	×	×	×	×	○	○	×	×
		P92	×	×	×	×	○	○	○	○
		PG1	○	○	×	×	×	×	×	×
	GTIOC8A (input/output) / GTIOC8A# (input/output)	P13					○	○	×	×
		P94					○	○	○	○

Module/ Function	Pin Function	Port Allocation	RX63T (MPC)				RX66T (MPC)			
			144-Pin	112-Pin	100-Pin	64-Pin	144-Pin	112-Pin	100-Pin	64-Pin
General PWM timer	GTIOC8B (input/output) / GTIOC8B# (input/output)	P16					○	○	×	×
		P91					○	○	○	○
	GTIOC9A (input/output) / GTIOC9A# (input/output)	P14					○	○	×	×
		P93					○	○	○	○
	GTIOC9B (input/output) / GTIOC9B# (input/output)	P17					○	○	×	×
		P90					○	○	○	○
	GTETRG/ GTETRG0	PB4	○	○	○	○				
	GTETRG1	P34	○	×	×	×				
	GTETRGA (input)	P01					○	○	○	○
		P11					○	○	○	○
		P70					○	○	○	○
		P96					○	○	○	○
		PB4					○	○	○	○
		PD5					○	○	○	○
		PE3					○	○	○	×
		PE4					○	○	○	×
		PE6					○	×	×	×
		PF3					○	×	×	×
		PG2					○	○	×	×
	GTETRGB (input)	P01					○	○	○	○
		P10					○	○	○	×
		P34					○	×	×	×
		P70					○	○	○	○
		P96					○	○	○	○
		PB4					○	○	○	○
		PD4					○	○	○	○
		PE3					○	○	○	×
		PE4					○	○	○	×
		PE5					○	○	○	×
		PE6					○	×	×	×
		PF2					○	×	×	×
	GTETRGC (input)	P01					○	○	○	○
		P11					○	○	○	○
		P70					○	○	○	○
		P96					○	○	○	○
		PB4					○	○	○	○
		PD3					○	○	○	○
		PE3					○	○	○	×
		PE4					○	○	○	×
		PE6					○	×	×	×
		PF1					○	×	×	×

Module/ Function	Pin Function	Port Allocation	RX63T (MPC)				RX66T (MPC)			
			144-Pin	112-Pin	100-Pin	64-Pin	144-Pin	112-Pin	100-Pin	64-Pin
General PWM timer	GTETRGD (input)	P01					○	○	○	○
		P10					○	○	○	×
		P70					○	○	○	○
		P96					○	○	○	○
		PB4					○	○	○	○
		PE3					○	○	○	×
		PE4					○	○	○	×
		PE5					○	○	○	×
		PE6					○	×	×	×
		PF0					○	×	×	×
	GTADSM0 (output)	P35					○	×	×	×
		PA3					○	○	○	×
		PA7					○	×	×	×
		PB2					○	○	○	○
		PC2					○	○	×	×
	GTADSM1 (output)	P34					○	×	×	×
		PA2					○	○	○	×
		PA6					○	×	×	×
		PB1					○	○	○	○
		PC1					○	○	×	×
Serial communications interface	RXD0 (input) / SMISO0 (input/output) / SSCL0 (input/output)	P22	○	○	○	×				
		PA5	○	○	○	×				
		PB1	○	○	○	○				
	TXD0 (output) / SMOSI0 (input/output) / SSDA0 (input/output)	P23	○	○	○	×				
		PA4	○	○	○	×				
		PB2	○	○	○	○				
	SCK0 (input/output)	P23	×	×	×	○				
		P30	○	○	○	×				
		PA3	○	○	○	×				
		PB3	○	○	○	○				
	CTS0# (input) / RTS0# (output) / SS0# (input)	P00	×	×	×	○				
		P01	○	○	○	×				
		P22	×	×	×	○				
		P24	○	○	○	×				
		PD7	○	○	○	○				
	RXD1 (input) / SMISO1 (input/output) / SSCL1 (input/output)	P93	×	×	×	○	×	×	×	×
		P96	○	○	○	×	×	×	×	×
		PD5	○	○	○	○	○	○	○	○
		PF2	○	○	×	×	×	×	×	×
		P34	×	×	×	×	○	×	×	×
		PC3	×	×	×	×	○	×	×	×

Module/ Function	Pin Function	Port Allocation	RX63T (MPC)				RX66T (MPC)			
			144-Pin	112-Pin	100-Pin	64-Pin	144-Pin	112-Pin	100-Pin	64-Pin
Serial communications interface	TXD1 (output) / SMOSI1 (input/output) / SSDA1 (input/output)	P26	○	×	×	×	×	×	×	×
		P94	×	×	×	○	×	×	×	×
		P95	○	○	○	×	×	×	×	×
		PD3	○	○	○	○	○	○	○	○
		PF3	○	○	×	×	×	×	×	×
		P35	×	×	×	×	○	×	×	×
		PC4	×	×	×	×	○	×	×	×
	SCK1 (input/output)	P25	○	×	×	×	○	×	×	×
		P92	×	×	×	○	×	×	×	×
		PD4	○	○	○	○	○	○	○	○
		PG6	○	×	×	×	×	×	×	×
	CTS1# (input) / RTS1# (output) / SS1# (input)	P70	○	○	○	○	×	×	×	×
		P91	×	×	×	○	×	×	×	×
		P94	○	○	○	×	×	×	×	×
		P26	×	×	×	×	○	×	×	×
		PD6	×	×	×	×	○	○	○	○
	RXD2 (input) / SMISO2 (input/output) / SSCL2 (input/output)	P03	○	×	×	×				
		PA2	○	○	○	×				
		PG1	○	○	×	×				
	TXD2 (output) / SMOSI2 (input/output) / SSDA2 (input/output)	P02	○	×	×	×				
		PA1	○	○	○	×				
		PG0	○	○	×	×				
	SCK2 (input/output)	P14	○	×	×	×				
		PA0	○	○	○	×				
		PG2	○	○	×	×				
	CTS2# (input) / RTS2# (output) / SS2# (input)	P13	○	×	×	×				
		P93	○	○	○	×				
	RXD3 (input) / SMISO3 (input/output) / SSCL3 (input/output)	P34	○	×	×	×				
		PG4	○	○	×	×				
	TXD3 (output) / SMOSI3 (input/output) / SSDA3 (input/output)	P35	○	×	×	×				
		PG3	○	○	×	×				
	SCK3 (input/output)	PG5	○	○	×	×				
	CTS3# (input) / RTS3# (output) / SS3# (input)	PA6	○	×	×	×				

Module/ Function	Pin Function	Port Allocation	RX63T (MPC)				RX66T (MPC)			
			144-Pin	112-Pin	100-Pin	64-Pin	144-Pin	112-Pin	100-Pin	64-Pin
Serial communications interface	RXD5 (input) / SMISO5 (input/output) / SSCL5 (input/output)	PB6					○	○	○	○
		PE0					○	○	○	×
		PK0					○	×	×	×
	TXD5 (output) / SMOSI5 (input/output) / SSDA5 (input/output)	PB5					○	○	○	○
		PD7					○	○	○	○
		PK1					○	×	×	×
	SCK5 (input/output)	PB7					○	○	○*4	×
		PD2					○	○	○	×
		PK2					○	×	×	×
	CTS5# (input) / RTS5# (output) / SS5# (input)	PB4					○	○	○	○
		PE1					○	○	○	×
	RXD6 (input) / SMISO6 (input/output) / SSCL6 (input/output)	P80					○	○	○	×
		PA5					○	○	○	×
		PB1					○	○	○	○
	TXD6 (output) / SMOSI6 (input/output) / SSDA6 (input/output)	P81					○	○	○	×
		PB0					○	○	○	○
		PB2					○	○	○	○
	SCK6 (input/output)	P82					○	○	○	×
		PA4					○	○	○	×
		PB3					○	○	○	○
	CTS6# (input) / RTS6# (output) / SS6# (input)	P10					○	○	○	×
		PA2					○	○	○	×
	RXD8 (input) / SMISO8 (input/output) / SSCL8 (input/output)	P22					○	○	○	○
		PA5					○	○	○	×
		PC0					○	○	×	×
		PD1					○	○	○*4	×
	TXD8 (output) / SMOSI8 (input/output) / SSDA8 (input/output)	P21					○	○	○	○
		P23					○	○	○	×
		PA4					○	○	○	×
		PC1					○	○	×	×
		PD0					○	○	○*4	×
	SCK8 (input/output)	P20					○	○	○	○
		P24					○	○	○	×
		P30					○	○	○	×
		PA3					○	○	○	×
		PC2					○	○	×	×
		PD2					○	○	○	×

Module/ Function	Pin Function	Port Allocation	RX63T (MPC)				RX66T (MPC)			
			144-Pin	112-Pin	100-Pin	64-Pin	144-Pin	112-Pin	100-Pin	64-Pin
Serial communications interface	CTS8# (input) / RTS8# (output) / SS8# (input)	P20					○	○	○	○
		P24					○	○	○	×
		P30					○	○	○	×
		P35					○	×	×	×
		P96					○	○	○	○
		PK1					○	×	×	×
	RXD9 (input) / SMISO9 (input/output) / SSCL9 (input/output)	P00					○	○	○	○
		PA2					○	○	○	×
		PG0					○	○	×	×
	TXD9 (output) / SMOSI9 (input/output) / SSDA9 (input/output)	P01					○	○	○	○
		PA1					○	○	○	×
		PA3					○	○	○	×
		PG1					○	○	×	×
	SCK9 (input/output)	PA0					○	○	○	×
		PE4					○	○	○	×
		PE5					○	○	○	×
		PG2					○	○	×	×
	CTS9# (input) / RTS9# (output) / SS9# (input)	P34					○	×	×	×
		P70					○	○	○	○
		PE3					○	○	○	×
		PE5					○	○	○	×
		PK2					○	×	×	×
	RXD11 (input) / SMISO11 (input/output) / SSCL11 (input/output)	PA1					○	○	○	×
		PA7					○	×	×	×
		PB6					○	○	○	○
		PC6					○	×	×	×
		PD5					○	○	○	○
		PF1					○	×	×	×
	TXD11 (output) / SMOSI11 (input/output) / SSDA11 (input/output)	PA0					○	○	○	×
		PA6					○	×	×	×
		PB5					○	○	○	○
		PC5					○	×	×	×
		PD3					○	○	○	○
		PF0					○	×	×	×
	SCK11 (input/output)	PA2					○	×	○*5	×
		PB4					○	○	○	○
		PB7					○	○	○*4	×
		PD4					○	○	○	○
		PF2					○	×	×	×
	CTS11# (input) / RTS11# (output) / SS11# (input)	PB0					○	○	○	○
		PB4					○	○	○	○
		PD6					○	○	○	○
		PF3					○	×	×	×

Module/ Function	Pin Function	Port Allocation	RX63T (MPC)				RX66T (MPC)			
			144-Pin	112-Pin	100-Pin	64-Pin	144-Pin	112-Pin	100-Pin	64-Pin
Serial communications interface	RXD12 (input) / SMISO12 (input/output) / SSCL12 (input/output) / RXDX12 (input)	P80	○	○	○	×	○	○	○	×
		PB6	○	○	○	○	○	○	○	○
		P00	×	×	×	×	○	○	○	○
		P22	×	×	×	×	○	○	○	○
		PA7	×	×	×	×	○	×	×	×
		PC3	×	×	×	×	○	×	×	×
	TXD12 (output) / SMOSI12 (input/output) / SSDA12 (input/output) / TXDX12 (output) / SIOX12 (input/output)	P81	○	○	○	×	○	○	○	×
		PB5	○	○	○	○	○	○	○	○
		P01	×	×	×	×	○	○	○	○
		P21	×	×	×	×	○	○	○	○
		P23	×	×	×	×	○	○	○	×
		PA6	×	×	×	×	○	×	×	×
		PC4	×	×	×	×	○	×	×	×
	SCK12 (input/output)	P82	○	○	○	×	○	○	○	×
		PB7	○	○	○	○	○	○	○*4	×
	CTS12# (input) / RTS12# (output) / SS12# (input)	PB4	×	×	×	○	×	×	×	×
		PE1	○	○	○	×	○	○	○	×
I²C bus interface	SCL0 (input/output)	PB1	○	○	○	○	○	○	○	○
	SDA0 (input/output)	PB2	○	○	○	○	○	○	○	○
	SCL1 (input/output)	P25	○	×	×	×				
	SDA1 (input/output)	P26	○	×	×	×				
USB 2.0 FS Host/Function module	USB0_DPUPE	—	○	×	×	×				
	USB0_VBUSEN (output)	P13	○	×	×	×	×	×	×	×
		PA0	×	×	×	×	○	×	○*3	×
		PC1	×	×	×	×	○	×	×	×
		PB5	×	×	×	×	○	×	○*3	×
	USB0_OVRCURA (input)	PE1	○	×	×	×	×	×	×	×
		PA1	×	×	×	×	○	×	○*3	×
		PB6	×	×	×	×	○	×	○*3	×
		PC2	×	×	×	×	○	×	×	×
	USB0_VBUS (input)	PE5	○	×	×	×	×	×	×	×
		PC0	×	×	×	×	○	×	×	×
		PD2	×	×	×	×	○	×	○*3	×
	USB0_EXICEN (output)	PD1	○	×	×	×	×	×	×	×
		PA0	×	×	×	×	○	×	○*3	×
		PC1	×	×	×	×	○	×	×	×

Module/ Function	Pin Function	Port Allocation	RX63T (MPC)				RX66T (MPC)			
			144-Pin	112-Pin	100-Pin	64-Pin	144-Pin	112-Pin	100-Pin	64-Pin
USB 2.0 FS Host/Function module	USB0_OVRCURB (input)	PE0	○	×	×	×	○	×	○*3	×
		P34	×	×	×	×	○	×	×	×
		PB4	×	×	×	×	○	×	○*3	×
		PB7	×	×	×	×	○	×	×	×
	USB0_ID (input)	PD2	○	×	×	×	×	×	×	×
		PA1	×	×	×	×	○	×	○*3	×
		PC2	×	×	×	×	○	×	×	×
	USB0_DRPD (output)	P01	○	×	×	×				
	USB0_DPRPD (output)	P12	○	×	×	×				
CAN module	CRX1 (input) / CRX0 (input)	PE0	○	○	○	×	○	○	○	×
		P22	○	○	○	×	○	○	○	○
		PB6	○	○	○	×	○	○	○	○
		PA1	×	×	×	×	○	○	○	×
		PA7	×	×	×	×	○	×	×	×
		PC6	×	×	×	×	○	×	×	×
		PF3	×	×	×	×	○	×	×	×
	CTX1 (output) / CTX0 (output)	P23	○	○	○	×	○	○	○	×
		PB5	○	○	○	×	○	○	○	○
		PD7	○	○	○	×	○	○	○	○
		PA0	×	×	×	×	○	○	○	×
		PA6	×	×	×	×	○	×	×	×
		PC5	×	×	×	×	○	×	×	×
		PF2	×	×	×	×	○	×	×	×
Serial peripheral interface	RSPCKA (input/output)	P24	○	○	○	○	○	○	○	×
		PA4	○	○	○	○	○	○	○	×
		PD0	○	○	○	×	○	○	○*4	×
		P20	×	×	×	×	○	○	○	○
		PB3	×	×	×	×	○	○	○	○
	MOSIA (input/output)	P23	○	○	○	○	○	○	○	×
		PB0	○	○	○	○	○	○	○	○
		PD2	○	○	○	×	○	○	○	×
		P21	×	×	×	×	○	○	○	○
	MISOA (input/output)	P22	○	○	○	○	○	○	○	○
		PA5	○	○	○	○	○	○	○	×
		PD1	○	○	○	×	○	○	○*4	×
	SSLA0 (input/output)	P30	○	○	○	○	○	○	○	×
		PA3	○	○	○	○	○	○	○	×
		PD6	○	○	○	×	○	○	○	○
	SSLA1 (output)	P31	○	○	○	○	○	○	○	×
		PA2	○	○	○	○	○	○	○	×
		PD7	○	○	○	×	○	○	○	○
	SSLA2 (output)	P32	○	○	○	○	○	○	○	×
		PA1	○	○	○	×	○	○	○	×
		PE0	○	○	○	×	○	○	○	×
	SSLA3 (output)	P33	○	○	○	○	○	○	○	×
		PA0	○	○	○	×	○	○	○	×
		PE1	○	○	○	×	○	○	○	×

Module/ Function	Pin Function	Port Allocation	RX63T (MPC)				RX66T (MPC)			
			144-Pin	112-Pin	100-Pin	64-Pin	144-Pin	112-Pin	100-Pin	64-Pin
Serial peripheral interface	RSPCKB (input/output)	P24	○	○	○	×				
		PA4	○	○	○	×				
		PD0	○	○	○	×				
	MOSIB (input/output)	P23	○	○	○	×				
		PB0	○	○	○	×				
		PD2	○	○	○	×				
	MISOB (input/output)	P22	○	○	○	×				
		PA5	○	○	○	×				
		PD1	○	○	○	×				
	SSLB0 (input/output)	P30	○	○	○	×				
		PA3	○	○	○	×				
		PD6	○	○	○	×				
	SSLB1 (output)	P31	○	○	○	×				
		PA2	○	○	○	×				
		PD7	○	○	○	×				
	SSLB2 (output)	P32	○	○	○	×				
		PA1	○	○	○	×				
		PE0	○	○	○	×				
	SSLB3 (output)	P33	○	○	○	×				
		PA0	○	○	○	×				
		PE1	○	○	○	×				
12-bit A/D converter	AN000 (input)*6	P40	○	○	○	○	○	○	○	○
	AN001 (input)*6	P41	○	○	○	○	○	○	○	○
	AN002 (input)*6	P42	○	○	○	○	○	○	○	○
	AN003 (input)*6	P43	○	○	○	○	○	○	○	×
	AN004 (input)*6	P44	×	×	×	○	×	×	×	×
		PH1	×	×	×	×	○	×	×	×
	AN005 (input)*6	P45	×	×	×	○	×	×	×	×
		PH2	×	×	×	×	○	×	×	×
	AN006 (input)*6	P46	×	×	×	○	×	×	×	×
		PH3	×	×	×	×	○	×	×	×
	AN007 (input)*6	P47	×	×	×	○	×	×	×	×
		PH0	×	×	×	×	○	○	○*1	○
	ADTRG0# (input)	P20	○	○	○	×	○	○	○	○
		PA4	○	○	○	○	○	○	○	×
		PA1	×	×	×	×	○	○	○	×
	ADST0 (output)	P26					○	×	×	×
		PD6					○	○	○	○
		PE5					○	○	○	×
	PGAVSS0 (input)*6	PH0					○	○	○*1	○
	AN100 (input)*6	P44	○	○	○	×	○	○	○	○
	AN101 (input)*6	P45	○	○	○	×	○	○	○	○
	AN102 (input)*6	P46	○	○	○	×	○	○	○	○
	AN103 (input)*6	P47	○	○	○	×	○	○	○	×
	AN104 (input)*6	PH5					○	×	×	×
	AN105 (input)*6	PH6					○	×	×	×
	AN106 (input)*6	PH7					○	×	×	×
	AN107 (input)*6	PH4					○	○	○*1	○

Module/ Function	Pin Function	Port Allocation	RX63T (MPC)				RX66T (MPC)			
			144-Pin	112-Pin	100-Pin	64-Pin	144-Pin	112-Pin	100-Pin	64-Pin
12-bit A/D converter	ADTRG1# (input)	P21	○	○	○	×	○	○	○	○
		PA5	○	○	○	×	○	○	○	×
	ADST1 (output)	P00					○	○	○	○
		P25					○	×	×	×
	PGAVSS1 (input)*6	PH4					○	○	○*1	○
	AN200 (input)*6	P52					○	○	○	○
	AN201 (input)*6	P53					○	○	○	○
	AN202 (input)*6	P54					○	○	○	○
	AN203 (input)*6	P55					○	○	○	×
	AN204 (input)*6	P50					○	×	○*2	×
	AN205 (input)*6	P51					○	×	○*2	×
	AN206 (input)*6	P60					○	○	○	×
	AN207 (input)*6	P61					○	○	○	×
	AN208 (input)*6	P62					○	○	○	×
	AN209 (input)*6	P63					○	○	○	×
	AN210 (input)*6	P64					○	○	○	○
	AN211 (input)*6	P65					○	○	○	○
	AN216 (input)*6	P20					○	○	○	○
	AN217 (input)*6	P21					○	○	○	○
	ADTRG2# (input)	P22					○	○	○	○
		PB0					○	○	○	○
	ADST2 (output)	P01					○	○	○	○
		PC4					○	×	×	×
10-bit A/D converter	AN0 (input)	P60	○	○	○	×				
	AN1 (input)	P61	○	○	○	×				
	AN2 (input)	P62	○	○	○	×				
	AN3 (input)	P63	○	○	○	×				
	AN4 (input)	P64	○	○	○	×				
	AN5 (input)	P65	○	○	○	×				
	AN6 (input)	P50	○	○	○	×				
	AN7 (input)	P51	○	○	○	×				
	AN8 (input)	P52	○	○	○	×				
	AN9 (input)	P53	○	○	○	×				
	AN10 (input)	P54	○	○	○	×				
	AN11 (input)	P55	○	○	○	×				
	AN12 (input)	P56	○	×	×	×				
	AN13 (input)	P57	○	×	×	×				
	AN14 (input)	PC0	○	×	×	×				
	AN15 (input)	PC1	○	×	×	×				
	AN16 (input)	PC2	○	×	×	×				
	AN17 (input)	PC3	○	×	×	×				
	AN18 (input)	PC4	○	×	×	×				
	AN19 (input)	PC5	○	×	×	×				
	ADTRG# (input)	P22	○	○	○	×				
		PG5	○	○	×	×				
D/A converter	DA0 (output)*6	P54	○	○	○	×	×	×	×	×
		P64	×	×	×	×	○	○	○	○
	DA1 (output)*6	P55	○	○	○	×	×	×	×	×
		P65	×	×	×	×	○	○	○	○

Module/ Function	Pin Function	Port Allocation	RX63T (MPC)				RX66T (MPC)			
			144-Pin	112-Pin	100-Pin	64-Pin	144-Pin	112-Pin	100-Pin	64-Pin
Clock frequency accuracy measurement circuit	CACREF (input)	P00	○	○	○	×	○	○	○	○
		P01	×	×	×	○	×	×	×	×
		P23	○	○	○	○	○	○	○	×
		PB3	○	○	○	○	○	○	○	○
8-bit timer	TMO0 (output)	P33					○	○	○	×
		P35					○	×	×	×
		PB0					○	○	○	○
		PD3					○	○	○	○
	TMCI0 (input)	PB1					○	○	○	○
		PD4					○	○	○	○
	TMRI0 (input)	PB2					○	○	○	○
		PD5					○	○	○	○
	TMO1 (output)	PD6					○	○	○	○
		PF0					○	×	×	×
	TMCI1 (input)	PD2					○	○	○	×
		PE0					○	○	○	×
	TMRI1 (input)	PD7					○	○	○	○
	TMO2 (output)	P23					○	○	○	×
		PA0					○	○	○	×
		PA7					○	×	×	×
		PD1					○	○	○*4	×
	TMCI2 (input)	P24					○	○	○	×
	TMRI2 (input)	P22					○	○	○	○
	TMO3 (output)	P11					○	○	○	○
		PF2					○	×	×	×
	TMCI3 (input)	PA5					○	○	○	×
	TMRI3 (input)	P10					○	○	○	×
	TMO4 (output)	P22					○	○	○	○
		P34					○	×	×	×
		P82					○	○	○	×
		PA1					○	○	○	×
		PD2					○	○	○	×
	TMCI4 (input)	P21					○	○	○	○
		P81					○	○	○	×
	TMRI4 (input)	P20					○	○	○	○
		P80					○	○	○	×
	TMO5 (output)	PE1					○	○	○	×
		PF1					○	×	×	×
	TMCI5 (input)	PE0					○	○	○	×
	TMRI5 (input)	PD7					○	○	○	○
	TMO6 (output)	P24					○	○	○	×
		P32					○	○	○	×
		PA6					○	×	×	×
		PD0					○	○	○*4	×
	TMCI6 (input)	P30					○	○	○	×
		PD4					○	○	○	○
	TMRI6 (input)	P31					○	○	○	×
		PD5					○	○	○	○
	TMO7 (output)	PA2					○	○	○	×
		PF3					○	×	×	×

Module/ Function	Pin Function	Port Allocation	RX63T (MPC)				RX66T (MPC)			
			144-Pin	112-Pin	100-Pin	64-Pin	144-Pin	112-Pin	100-Pin	64-Pin
8-bit timer	TMCI7 (input)	PA4					○	○	○	×
	TMRI7 (input)	PA3					○	○	○	×
Comparator	COMP0 (output)	P00					○	○	○	○
		P24					○	○	○	×
		PF3					○	×	×	×
		PG2					○	○	×	×
	COMP1 (output)	P01					○	○	○	○
		P23					○	○	○	×
		PF2					○	×	×	×
		PG1					○	○	×	×
	COMP2 (output)	P22					○	○	○	○
		PF1					○	×	×	×
		PG0					○	○	×	×
	COMP3 (output)	P30					○	○	○	×
		P80					○	○	○	×
		PC0					○	○	×	×
		PF0					○	×	×	×
		PK2					○	×	×	×
	COMP4 (output)	P20					○	○	○	○
		P81					○	○	○	×
		PC1					○	○	×	×
		PC3					○	×	×	×
		PK1					○	×	×	×
	COMP5 (output)	P21					○	○	○	○
		P82					○	○	○	×
		PC2					○	○	×	×
		PC4					○	×	×	×
		PK0					○	×	×	×
	CVREFC0 (input)*6	PH3					○	×	×	×
	CVREFC1 (input)*6	PH7					○	×	×	×
	CMPC00 (input)*6	P40					○	○	○	○
	CMPC01 (input)*6	P40					○	○	○	○
	CMPC02 (input)*6	P52					○	○	○	○
	CMPC03 (input)*6	P60					○	○	○	×
	CMPC10 (input)*6	P41					○	○	○	○
	CMPC11 (input)*6	P41					○	○	○	○
	CMPC12 (input)*6	P53					○	○	○	○
	CMPC13 (input)*6	P61					○	○	○	×
	CMPC20 (input)*6	P42					○	○	○	○

Module/ Function	Pin Function	Port Allocation	RX63T (MPC)				RX66T (MPC)			
			144-Pin	112-Pin	100-Pin	64-Pin	144-Pin	112-Pin	100-Pin	64-Pin
Comparator	CMPC21 (input)*6	P42					○	○	○	○
	CMPC22 (input)*6	P54					○	○	○	○
	CMPC23 (input)*6	P63					○	○	○	×
	CMPC30 (input)*6	P44					○	○	○	○
	CMPC31 (input)*6	P44					○	○	○	○
	CMPC32 (input)*6	P55					○	○	○	×
	CMPC33 (input)*6	P64					○	○	○	○
	CMPC40 (input)*6	P45					○	○	○	○
	CMPC41 (input)*6	P45					○	○	○	○
	CMPC42 (input)*6	P50					○	×	○*2	×
	CMPC43 (input)*6	P62					○	○	○	×
	CMPC50 (input)*6	P46					○	○	○	○
	CMPC51 (input)*6	P46					○	○	○	○
	CMPC52 (input)*6	P51					○	×	○*2	×
	CMPC53 (input)*6	P65					○	○	○	○

Notes: 1. Supported on products with PGA pseudodifferential input only.
2. Supported on products without PGA pseudodifferential input only.
3. Supported on products with USB pins only.
4. Supported on products without USB pins only.
5. Supported on products with a RAM capacity of 128 KB only.
6. To use these pins on the RX66T Group, configure them as general purpose input port pins. (Clear the corresponding PORTm.PDR.Bn and PORTm.PMR.Bn bits to 0.)

Table 2.40 Comparison of P0n Pin Function Control Register (P0nPFS)

Register	Bit	RX63T (n = 0 to 3)	RX66T (n = 0, 1)
P00PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00101b: CACREF	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC9A 000011b: MTIOC9A# 000111b: CACREF 001001b: ADST1 001010b: RXD9/SMISO9/SSCL9 001100b: RXD12/SMISO12/ SSCL12/RXDX12 011110b: COMP0
P01PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 01010b: CTS0#/RTS0#/SS0# 10001b: USB0_DRPD	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC9C 000011b: MTIOC9C# 000111b: POE12# 001001b: ADST2 001010b: TXD9/SMOSI9/SSDA9 001100b: TXD12/SMOSI12/ SSDA12/TXDX12/SIOX12 010100b: GTETRGA 010101b: GTETRGB 010110b: GTETRGC 010111b: GTETRGD 011110b: COMP1
P02PFS	—	P02 pin function control register	—
P03PFS	—	P03 pin function control register	—
P0nPFS	ISEL	Interrupt input function select bit 0: Not used as IRQn input pin 1: Used as IRQn input pin P00: IRQ2-DS (64-pin) P01: IRQ4-DS (64-pin) P03: IRQ7 (144-pin)	Interrupt input function select bit 0: Not used as IRQn input pin 1: Used as IRQn input pin P00: IRQ2 (64/80/100/112/144-pin) P01: IRQ4 (64/80/100/112/144-pin)

Table 2.41 Comparison of P1n Pin Function Control Register (P1nPFS)

Register	Bit	RX63T (n = 0 to 4)	RX66T (n = 0 to 7)
P10PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00010b: MTCLKD	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC9B 000010b: MTCLKD 000011b: MTIOC9B# 000100b: MTCLKD# 000101b: TMRI3 000111b: POE12# 001010b: CTS6#/RTS6#/SS6# 010101b: GTETRGB 010111b: GTETRGD
P11PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00010b: MTCLKC	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC3A 000010b: MTCLKC 000011b: MTIOC3A# 000100b: MTCLKC# 000101b: TMO3 000111b: POE9# 001000b: MTIOC9D 010100b: GTIOC3B 010101b: GTETRGA 010110b: GTIOC3B# 010111b: GTETRGC
P12PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 10001b: USB0_DPRPD	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC3B 000011b: MTIOC3B# 010100b: GTIOC0A 010101b: GTIOC7A 010110b: GTIOC0A# 010111b: GTIOC7A#
P13PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 01010b: CTS2#/RTS2#/SS2# 10001b: USB0_VBUSEN	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC4A 000011b: MTIOC4A# 010100b: GTIOC1A 010101b: GTIOC8A 010110b: GTIOC1A# 010111b: GTIOC8A#

Register	Bit	RX63T (n = 0 to 4)	RX66T (n = 0 to 7)
P14PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 01010b: SCK2	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC4B 000011b: MTIOC4B# 010100b: GTIOC2A 010101b: GTIOC9A 010110b: GTIOC2A# 010111b: GTIOC9A#
P15PFS	—	—	P15 pin function control register
P16PFS	—	—	P16 pin function control register
P17PFS	—	—	P17 pin function control register
P1nPFS	ISEL	Interrupt input function select bit 0: Not used as IRQn input pin 1: Used as IRQn input pin P10: IRQ0-DS (64/100/112/120/144-pin) P11: IRQ1-DS (64/100/112/120/144-pin)	Interrupt input function select bit 0: Not used as IRQn input pin 1: Used as IRQn input pin P10: IRQ0-DS (80/100/112/144-pin) P11: IRQ1-DS (64/80/100/112/144-pin) P12: IRQ9 (112/144-pin) P13: IRQ10 (112/144-pin) P14: IRQ11 (112/144-pin) P15: IRQ12 (112/144-pin) P16: IRQ13 (112/144-pin) P17: IRQ14 (112/144-pin)

Table 2.42 Comparison of P2n Pin Function Control Register (P2nPFS)

Register	Bit	RX63T (n = 0 to 6)	RX66T (n = 0 to 7)
P20PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00010b: MTCLKB 01001b: ADTRG0#	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC9C 000010b: MTCLKB 000011b: MTIOC9C# 000100b: MTCLKB# 000101b: TMRI4 001001b: ADTRG0# 001010b: CTS8#/RTS8#/SS8# 001011b: SCK8 001101b: RSPCKA 011110b: COMP4
P21PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00010b: MTCLKA 01001b: ADTRG1#	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC9A 000010b: MTCLKA 000011b: MTIOC9A# 000100b: MTCLKA# 000101b: TMCI4 001001b: ADTRG1# 001010b: TXD8/SMOSI8/SSDA8 001100b: TXD12/SMOSI12/ SSDA12/TXDX12/ SIOX12 001101b: MOSIA 011110b: COMP5
P22PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 01001b: ADTRG# 01010b: RXD0/SMISO0/SSCL0 01101b: MISOA 01110b: MISOB 10000b: CRX1	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIC5W 000010b: MTCLKD 000011b: MTIC5W# 000100b: MTCLKD# 000101b: TMRI2 000110b: TMO4 001000b: MTIOC9B 001001b: ADTRG2# 001010b: RXD8/SMISO8/SSCL8 001100b: RXD12/SMISO12/ SSCL12/RXDX12 001101b: MISOA 010000b: CRX0 011110b: COMP2

Register	Bit	RX63T (n = 0 to 6)	RX66T (n = 0 to 7)
P23PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00101b: CACREF 01010b: TXD0/SMOSI0/SSDA0 01101b: MOSIA 01110b: MOSIB 10000b: CTX1	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIC5V 000011b: MTIC5V# 000101b: TMO2 000111b: CACREF 001010b: TXD8/SMOSI8/SSDA8 001100b: TXD12/SMOSI12/ SSDA12/TXDX12/SIOX12 001101b: MOSIA 010000b: CTX0 011110b: COMP1
P24PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 01010b: CTS0#/RTS0#/SS0# 01101b: RSPCKA 01110b: RSPCKB	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIC5U 000011b: MTIC5U# 000101b: TMCI2 000110b: TMO6 001010b: CTS8#/RTS8#/SS8# 001011b: SCK8 001101b: RSPCKA 011110b: COMP0
P25PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 01010b: SCK1 01111b: SCL1	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC9C 000011b: MTIOC9C# 001001b: ADST1 001010b: SCK1
P26PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 01010b: TXD1/SMOSI1/SSDA1 01111b: SDA1	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC9A 000011b: MTIOC9A# 001001b: ADST0 001010b: CTS1#/RTS1#/SS1#
P27PFS	—	—	P27 pin function control register

Register	Bit	RX63T (n = 0 to 6)	RX66T (n = 0 to 7)
P2nPFS	ISEL	Interrupt input function select bit 0: Not used as IRQn input pin 1: Used as IRQn input pin P20: IRQ7-DS (100/112/120/144-pin) P21: IRQ6-DS (100/112/120/144-pin) P24: IRQ4 (100/112/120/144-pin)	Interrupt input function select bit 0: Not used as IRQn input pin 1: Used as IRQn input pin P20: IRQ7-DS (64/80/100/112/144-pin) P21: IRQ6-DS (64/80/100/112/144-pin) P22: IRQ10 (64/80/100/112/144-pin) P23: IRQ11 (100/112/144-pin) P24: IRQ4 (100/112/144-pin) P25: IRQ10 (144-pin) P26: IRQ11 (144-pin) P27: IRQ15 (80/100*1/112/144-pin)
	ASEL	—	Analog input function select bit

Note: 1. Supported on products with PGA pseudodifferential input only.

Table 2.43 Comparison of P3n Pin Function Control Register (P3nPFS)

Register	Bit	RX63T (n = 0 to 5)	RX66T (n = 0 to 5)
P30PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC0B 00010b: MTCLKD 01010b: SCK0 01101b: SSLA0 01110b: SSLB0	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC0B 000010b: MTCLKD 000011b: MTIOC0B# 000100b: MTCLKD# 000101b: TMCI6 001010b: SCK8 001011b: CTS8#/RTS8#/SS8# 001101b: SSLA0 011110b: COMP3
P31PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC0A 00010b: MTCLKC 01101b: SSLA1 01110b: SSLB1	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC0A 000010b: MTCLKC 000011b: MTIOC0A# 000100b: MTCLKC# 000101b: TMRI6 001101b: SSLA1

Register	Bit	RX63T (n = 0 to 5)	RX66T (n = 0 to 5)
P32PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC3C 00010b: MTCLKB 01101b: SSLA2 01110b: SSLB2	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC3C 000010b: MTCLKB 000011b: MTIOC3C# 000100b: MTCLKB# 000101b: TMO6 001101b: SSLA2 010100b: GTIOC3A 010110b: GTIOC3A#
P33PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC3A 00010b: MTCLKA 01101b: SSLA3 01110b: SSLB3	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC3A 000010b: MTCLKA 000011b: MTIOC3A# 000100b: MTCLKA# 000101b: TMO0 001101b: SSLA3 010100b: GTIOC3B 010110b: GTIOC3B#
P34PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00110b: GTETRG1 01010b: RXD3/SMISO3/SSCL3	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC2B 000010b: MTIOC9B 000011b: MTIOC2B# 000100b: MTIOC9B# 000101b: TMO4 001010b: CTS9#/RTS9#/SS9# 001011b: RXD1/SMISO1/SSCL1 010001b: USB0_OVRCURB 010100b: GTADSM1 010101b: GTETRGB

Register	Bit	RX63T (n = 0 to 5)	RX66T (n = 0 to 5)
P35PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 01010b: TXD3/SMOSI3/SSDA3	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC2A 000010b: MTIOC9A 000011b: MTIOC2A# 000100b: MTIOC9A# 000101b: TMO0 001010b: CTS8#/RTS8#/SS8# 001011b: TXD1/SMOSI1/SSDA1 010100b: GTADSM0
P3nPFS	ISEL	Interrupt input function select bit 0: Not used as IRQn input pin 1: Used as IRQn input pin P34: IRQ3 (144-pin)	Interrupt input function select bit 0: Not used as IRQn input pin 1: Used as IRQn input pin P30: IRQ7 (80/100/112/144-pin) P31: IRQ6 (80/100/112/144-pin) P32: IRQ12-DS (100/112/144-pin) P33: IRQ13-DS (100/112/144-pin) P34: IRQ3 (144-pin) P35: IRQ6 (144-pin)

Table 2.44 Comparison of P4n Pin Function Control Register (P4nPFS)

Register	Bit	RX63T (n = 0 to 7)	RX66T (n = 0 to 7)
P4nPFS	ASEL	Analog input function select bit 0: Used as other than as analog pin 1: Used as analog pin P40: AN000 (48/64/100/112/120/144-pin) P41: AN001 (48/64/100/112/120/144-pin) P42: AN002 (48/64/100/112/120/144-pin) P43: AN003 (48/64/100/112/120/144-pin) P44: AN004 (48/64-pin)/ AN100(100/112/120/144-pin) P45: AN005 (64-pin)/ AN101 (100/112/120/144-pin) P46: AN006 (64-pin)/ AN102 (100/112/120/144-pin) P47: AN007 (48/64-pin)/ AN103 (100/112/120/144-pin)	Analog input function select bit 0: Used as other than as analog pin 1: Used as analog pin P40: AN000, CMPC00, CMPC01 (64/80/100/112/144-pin) P41: AN001, CMPC10, CMPC11 (64/80/100/112/144-pin) P42: AN002, CMPC20, CMPC21 (64/80/100/112/144-pin) P43: AN003 (80/100/112/144-pin) P44: AN100, CMPC30, CMPC31 (64/80/100/112/144-pin) P45: AN101, CMPC40, CMPC41 (64/80/100/112/144-pin) P46: AN102, CMPC50, CMPC51 (64/80/100/112/144-pin) P47: AN103 (80/100/112/144-pin)

Table 2.45 Comparison of P5n Pin Function Control Register (P5nPFS)

Register	Bit	RX63T (n = 0 to 7)	RX66T (n = 0 to 5)
P56PFS	—	P56 pin function control register	—
P57PFS	—	P75 pin function control register	—
P5nPFS	ISEL	—	Interrupt input function select bit
	ASEL	Analog input function select bit 0: Used as other than as analog pin 1: Used as analog pin P50: AN6 (100/112/120/144-pin) P51: AN7 (100/112/120/144-pin) P52: AN8 (100/112/120/144-pin) P53: AN9 (100/112/120/144-pin) P54: AN10 (100/112/120/144-pin) P55: AN11 (100/112/120/144-pin) P56: AN12 (144-pin) P57: AN13 (144-pin)	Analog input function select bit 0: Used as other than as analog pin 1: Used as analog pin P50: AN204, CMPC42 (100*1/144-pin) P51: AN205, CMPC52 (100*1/144-pin) P52: AN200, CMPC02 (64/80/100/112/144-pin) P53: AN201, CMPC12 (64/80/100/112/144-pin) P54: AN202, CMPC22 (64/80/100/112/144-pin) P55: AN203, CMPC32 (80/100/112/144-pin)

Note: 1. Supported on products without PGA pseudodifferential input only.

Table 2.46 Comparison of P6n Pin Function Control Register (P6nPFS)

Register	Bit	RX63T (n = 0 to 5)	RX66T (n = 0 to 5)
P6nPFS	ISEL	—	Interrupt input function select bit
	ASEL	Analog input function select bit 0: Used as other than as analog pin 1: Used as analog pin P60: AN0 (100/112/120/144-pin) P61: AN1 (100/112/120/144-pin) P62: AN2 (100/112/120/144-pin) P63: AN3 (100/112/120/144-pin) P64: AN4 (100/112/120/144-pin) P65: AN5 (100/112/120/144-pin)	Analog input function select bit 0: Used as other than as analog pin 1: Used as analog pin P60: AN206, CMPC03 (100/112/144-pin) P61: AN207, CMPC13 (100/112/144-pin) P62: AN208, CMPC43 (80/100/112/144-pin) P63: AN209, CMPC23 (100/112/144-pin) P64: AN210, CMPC33, DA0 (64/80/100/112/144-pin) P65: AN211, CMPC53, DA1 (64/80/100/112/144-pin)

Table 2.47 Comparison of P7n Pin Function Control Register (P7nPFS)

Register	Bit	RX63T (n = 0 to 6)	RX66T (n = 0 to 6)
P70PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00111b: POE0# 01010b: CTS1#/RTS1#/SS1#	Pin function select bits b5 b0 000000b: Hi-Z 000111b: POE0# 001010b: CTS9#/RTS9#/SS9# 010100b: GTETRGA 010101b: GTETRGB 010110b: GTETRGC 010111b: GTETRGD
P71PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC3B 00110b: GTIOC0A	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC3B 000011b: MTIOC3B# 010100b: GTIOC0A 010101b: GTIOC4A 010110b: GTIOC0A# 010111b: GTIOC4A#
P72PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC4A 00110b: GTIOC1A	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC4A 000011b: MTIOC4A# 010100b: GTIOC1A 010101b: GTIOC5A 010110b: GTIOC1A# 010111b: GTIOC5A#
P73PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC4B 00110b: GTIOC2A	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC4B 000011b: MTIOC4B# 010100b: GTIOC2A 010101b: GTIOC6A 010110b: GTIOC2A# 010111b: GTIOC6A#

Register	Bit	RX63T (n = 0 to 6)	RX66T (n = 0 to 6)
P74PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC3D 00110b: GTIOC0B	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC3D 000011b: MTIOC3D# 010100b: GTIOC0B 010101b: GTIOC4B 010110b: GTIOC0B# 010111b: GTIOC4B#
P75PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC4C 00110b: GTIOC1B	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC4C 000011b: MTIOC4C# 010100b: GTIOC1B 010101b: GTIOC5B 010110b: GTIOC1B# 010111b: GTIOC5B#
P76PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC4D 00110b: GTIOC2B	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC4D 000011b: MTIOC4D# 010100b: GTIOC2B 010101b: GTIOC6B 010110b: GTIOC2B# 010111b: GTIOC6B#

Table 2.48 Comparison of P8n Pin Function Control Register (P8nPFS)

Register	Bit	RX63T (n = 0 to 2)	RX66T (n = 0 to 2)
P80PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIC5W 01100b: RXD12/SMISO12/ SSCL12/RXDX12	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIC5W 000011b: MTIC5W# 000101b: TMRI4 001010b: RXD6/SMISO6/SSCL6 001100b: RXD12/SMISO12/ SSCL12/RXDX12 011110b: COMP3
P81PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIC5V 01100b: TXD12/SMOSI12/ SSDA12/TXDX12/SIOX12	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIC5V 000011b: MTIC5V# 000101b: TMCI4 001010b: TXD6/SMOSI6/SSDA6 001100b: TXD12/SMOSI12/ SSDA12/TXDX12/SIOX12 011110b: COMP4
P82PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIC5U 01100b: SCK12	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIC5U 000011b: MTIC5U# 000101b: TMO4 001010b: SCK6 001100b: SCK12 011110b: COMP5

Table 2.49 Comparison of P9n Pin Function Control Register (P9nPFS)

Register	Bit	RX63T (n = 0 to 6)	RX66T (n = 0 to 6)
P90PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC7D 00110b: GTIOC6B	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC7D 000011b: MTIOC7D# 010100b: GTIOC6B 010101b: GTIOC9B 010110b: GTIOC6B# 010111b: GTIOC9B#
P91PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC7C 00110b: GTIOC5B	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC7C 000011b: MTIOC7C# 010100b: GTIOC5B 010101b: GTIOC8B 010110b: GTIOC5B# 010111b: GTIOC8B#
P92PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC6D 00110b: GTIOC4B	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC6D 000011b: MTIOC6D# 010100b: GTIOC4B 010101b: GTIOC7B 010110b: GTIOC4B# 010111b: GTIOC7B#
P93PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC7B 00110b: GTIOC6A 01010b: CTS2#/RTS2#/SS2#	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC7B 000011b: MTIOC7B# 010100b: GTIOC6A 010101b: GTIOC9A 010110b: GTIOC6A# 010111b: GTIOC9A#

Register	Bit	RX63T (n = 0 to 6)	RX66T (n = 0 to 6)
P94PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC7A 00110b: GTIOC5A 01010b: CTS1#/RTS1#/SS1#	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC7A 000011b: MTIOC7A# 010100b: GTIOC5A 010101b: GTIOC8A 010110b: GTIOC5A# 010111b: GTIOC8A#
P95PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC6B 00110b: GTIOC4A 01010b: TXD1/SMOSI1/SSDA1	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC6B 000011b: MTIOC6B# 010100b: GTIOC4A 010101b: GTIOC7A 010110b: GTIOC4A# 010111b: GTIOC7A#
P96PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00111b: POE4# 01010b: RXD1/SMISO1/SSCL1	Pin function select bits b5 b0 000000b: Hi-Z 000111b: POE4# 001010b: CTS8#/RTS8#/SS8# 010100b: GTETRGA 010101b: GTETRGB 010110b: GTETRGC 010111b: GTETRGD
P9nPFS	ISEL	Interrupt input function select bit 0: Not used as IRQn input pin 1: Used as IRQn input pin P93: IRQ1 (64-pin) P96: IRQ4-DS (100/112/120/144-pin)	Interrupt input function select bit 0: Not used as IRQn input pin 1: Used as IRQn input pin P96: IRQ4-DS (64/80/100/112/144-pin)

Table 2.50 Comparison of PAn Pin Function Control Register (PAnPFS)

Register	Bit	RX63T (n = 0 to 6)	RX66T (n = 0 to 7)
PA0PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC6C 01010b: SCK2 01101b: SSLA3 01110b: SSLB3	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC6C 000011b: MTIOC6C# 000101b: TMO2 001010b: SCK9 001011b: TXD11/SMOSI11/ SSDA11 001101b: SSLA3 010000b: CTX0 010001b: USB0_EXICEN 010010b: USB0_VBUSEN
PA1PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC6A 01010b: TXD2/SMOSI2/SSDA2 01101b: SSLA2 01110b: SSLB2	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC6A 000011b: MTIOC6A# 000101b: TMO4 001001b: ADTRG0# 001010b: TXD9/SMOSI9/SSDA9 001011b: RXD11/SMISO11/ SSCL11 001101b: SSLA2 010000b: CRX0 010001b: USB0_ID 010010b: USB0_OVRCURA
PA2PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC2B 01010b: RXD2/MISO2/SSCL2 01101b: SSLA1 01110b: SSLB1	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC2B 000011b: MTIOC2B# 000101b: TMO7 001010b: CTS6#/RTS6#/SS6# 001011b: RXD9/SMISO9/SSCL9 001100b: SCK11 001101b: SSLA1 010100b: GTADSM1

Register	Bit	RX63T (n = 0 to 6)	RX66T (n = 0 to 7)
PA3PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC2A 01010b: SCK0 01101b: SSLA0 01110b: SSLB0	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC2A 000011b: MTIOC2A# 000101b: TMRI7 001010b: TXD9/SMOSI9/SSDA9 001011b: SCK8 001101b: SSLA0 010100b: GTADSM0
PA4PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC1B 01001b: ADTRG0# 01010b: TXD0/SMOSI0/SSDA0 01101b: RSPCKA 01110b: RSPCKB	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC1B 000011b: MTIOC1B# 000101b: TMCI7 001001b: ADTRG0# 001010b: SCK6 001011b: TXD8/SMOSI8/SSDA8 001101b: RSPCKA
PA5PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC1A 01001b: ADTRG1# 01010b: RXD0/SMISO0/SSCL0 01101b: MISOA 01110b: MISOB	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC1A 000011b: MTIOC1A# 000101b: TMCI3 001001b: ADTRG1# 001010b: RXD6/SMISO6/SSCL6 001011b: RXD8/SMISO8/SSCL8 001101b: MISOA

Register	Bit	RX63T (n = 0 to 6)	RX66T (n = 0 to 7)
PA6PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 01010b: CTS3#/RTS3#/SS3#	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTCLKB 000010b: MTCLKD 000011b: MTCLKB# 000100b: MTCLKD# 000101b: TMO6 001001b: ADSM1 001011b: TXD11/SMOSI11/ SSDA11 001100b: TXD12/SMOSI12/ SSDA12/TXDX12/SIOX12 010000b: CTX0 010100b: GTADSM1
PA7PFS	—	—	PA7 pin function control register
PAnPFS	ISEL	—	Interrupt input function select bit

Table 2.51 Comparison of PBn Pin Function Control Register (PBnPFS)

Register	Bit	RX63T (n = 0 to 7)	RX66T (n = 0 to 7)
PB0PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC0D 01101b: MOSIA 01110b: MOSIB	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC0D 000011b: MTIOC0D# 000101b: TMO0 001001b: ADTRG2# 001010b: TXD6/SMOSI6/SSDA6 001011b: CTS11#/RTS11#/SS11# 001101b: MOSIA
PB1PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC0C 01010b: RXD0/SMISO0/SSCL0 01111b: SCL0	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC0C 000011b: MTIOC0C# 000101b: TMCI0 001001b: ADSM1 001010b: RXD6/SMISO6/SSCL6 001111b: SCL0 010100b: GTADSM1

Register	Bit	RX63T (n = 0 to 7)	RX66T (n = 0 to 7)
PB2PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC0B 01010b: TXD0/SMOSI0/SSDA0 01111b: SDA0	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC0B 000011b: MTIOC0B# 000101b: TMRI0 001001b: ADSM0 001010b: TXD6/SMOSI6/SSDA6 001111b: SDA0 010100b: GTADSM0
PB3PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00001b: MTIOC0A 00101b: CACREF 01010b: SCK0	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC0A 000011b: MTIOC0A# 000111b: CACREF 001010b: SCK6 001101b: RSPCKA
PB4PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00110b: GTETRG0 00111b: POE8#	Pin function select bits b5 b0 000000b: Hi-Z 000111b: POE8# 001010b: CTS5#/RTS5#/SS5# 001011b: SCK11 001100b: CTS11#/RTS11#/SS11# 010001b: USB0_OVRCURB 010100b: GTETRGA 010101b: GTETRGB 010110b: GTETRGC 010111b: GTETRGD
PB5PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 01100b: TXD12/SMOSI12/ SSDA12/TXDX12/SIOX12 10000b: CTX1	Pin function select bits b5 b0 000000b: Hi-Z 001010b: TXD5/SMOSI5/SSDA5 001011b: TXD11/SMOSI11/ SSDA11 001100b: TXD12/SMOSI12/ SSDA12/TXDX12/SIOX12 010000b: CTX0 010001b: USB0_VBUSEN 010100b: GTIOC2B 010110b: GTIOC2B#

Register	Bit	RX63T (n = 0 to 7)	RX66T (n = 0 to 7)
PB6PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 01100b: RXD12/SMISO12/ SSCL12/RXDX12 10000b: CRX1	Pin function select bits b5 b0 000000b: Hi-Z 001010b: RXD5/SMISO5/SSCL5 001011b: RXD11/SMISO11/ SSCL11 001100b: RXD12/SMISO12/ SSCL12/RXDX12 010000b: CRX0 010001b: USB0_OVRCURA 010100b: GTIOC2A 010110b: GTIOC2A#
PB7PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 01100b: SCK12	Pin function select bits b5 b0 000000b: Hi-Z 001010b: SCK5 001011b: SCK11 001100b: SCK12 010001b: USB0_OVRCURB 010100b: GTIOC1B 010110b: GTIOC1B#
PBnPFS	ISEL	Interrupt input function select bit 0: Not used as IRQn input pin 1: Used as IRQn input pin PB1: IRQ4 (100/112/120/144-pin) PB4: IRQ3-DS (64/80/100/112/120/144-pin) PB5: IRQ0 (64/80-pin) PB6: IRQ2 (100/112/120/144-pin)	Interrupt input function select bit 0: Not used as IRQn input pin 1: Used as IRQn input pin PB0: IRQ8 (64/80/100/112/144-pin) PB1: IRQ4 (64/80/100/112/144-pin) PB3: IRQ9 (64/80/100/112/144-pin) PB4: IRQ3-DS (64/80/100/112/144-pin) PB6: IRQ2 (64/80/100/112/144-pin)

Table 2.52 Comparison of PCn Pin Function Control Register (PCnPFS)

Register	Bit	RX63T (n = 0 to 5)	RX66T (n = 0 to 6)
PCnPFS	PSEL[5:0]	—	Pin function select bits
	ISEL	—	Interrupt input function select bit
	ASEL	Analog input function select bit	—

Table 2.53 Comparison of PDn Pin Function Control Register (PDnPFS)

Register	Bit	RX63T (n = 0 to 7)	RX66T (n = 0 to 7)
PD0PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00110b: GTIOC3B 01101b: RSPCKA 01110b: RSPCKB	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC9C 000011b: MTIOC9C# 000101b: TMO1 001001b: ADST0 001010b: CTS1#/RTS1#/SS1# 001011b: CTS11#/RTS11#/SS11# 001101b: SSLA0 010100b: GTIOC0B 010101b: GTIOC3B 010110b: GTIOC0B# 010111b: GTIOC3B#
PD1PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00110b: GTIOC3A 01101b: MISOA 01110b: MISOB 10001b: USB0_EXICEN	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC9A 000011b: MTIOC9A# 000101b: TMRI1 000110b: TMRI5 001010b: TXD5/SMOSI5/SSDA5 001101b: SSLA1 010000b: CTX0 010100b: GTIOC0A 010101b: GTIOC3A 010110b: GTIOC0A# 010111b: GTIOC3A#
PD2PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00110b: GTIOC2B 01101b: MOSIA 01110b: MOSIB 10001b: USB0_ID	Pin function select bits b5 b0 000000b: Hi-Z 000101b: TMO6 001011b: TXD8/SMOSI8/SSDA8 001101b: RSPCKA 010100b: GTIOC3B 010101b: GTIOC1A 010110b: GTIOC3B# 010111b: GTIOC1A#

Register	Bit	RX63T (n = 0 to 7)	RX66T (n = 0 to 7)
PD3PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00110b: GTIOC2A 01010b: TXD1/SMOSI1/SSDA1	Pin function select bits b5 b0 000000b: Hi-Z 000101b: TMO2 001011b: RXD8/SMISO8/SSCL8 001101b: MISOA 010100b: GTIOC3A 010101b: GTIOC0B 010110b: GTIOC3A# 010111b: GTIOC0B#
PD4PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00110b: GTIOC1B 01010b: SCK1	Pin function select bits b5 b0 000000b: Hi-Z 000101b: TMCI1 000110b: TMO4 001010b: SCK5 001011b: SCK8 001101b: MOSIA 010001b: USB0_VBUS 010100b: GTIOC2B 010101b: GTIOC0A 010110b: GTIOC2B# 010111b: GTIOC0A#
PD5PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00110b: GTIOC1A 01010b: RXD1/SMISO1/SSCL1	Pin function select bits b5 b0 000000b: Hi-Z 000101b: TMO0 001010b: TXD1/SMOSI1/SSDA1 001011b: TXD11/SMOSI11/ SSDA11 010100b: GTIOC2A 010101b: GTETRGC 010110b: GTIOC2A#
PD6PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00110b: GTIOC0B 01101b: SSLA0 01110b: SSLB0	Pin function select bits b5 b0 000000b: Hi-Z 000101b: TMCI0 000110b: TMCI6 001010b: SCK1 001011b: SCK11 010100b: GTIOC1B 010101b: GTETRGB 010110b: GTIOC1B#

Register	Bit	RX63T (n = 0 to 7)	RX66T (n = 0 to 7)
PD7PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00110b: GTIOC0A 01010b: CTS0#/RTS0#/SS0# 01101b: SSLA1 01110b: SSLB1 10000b: CTX1	Pin function select bits b5 b0 000000b: Hi-Z 000101b: TMRI0 000110b: TMRI6 001010b: RXD1/SMISO1/SSCL1 001011b: RXD11/SMISO11/ SSCL11 010100b: GTIOC1A 010101b: GTETRGA 010110b: GTIOC1A#
PDnPFS	ISEL	Interrupt input function select bit 0: Not used as IRQn input pin 1: Used as IRQn input pin PD5: IRQ6 (100/112/120/144-pin)	Interrupt input function select bit 0: Not used as IRQn input pin 1: Used as IRQn input pin PD4: IRQ2 (64/80/100/112/144-pin) PD5: IRQ6 (64/80/100/112/144-pin) PD6: IRQ5 (64/80/100/112/144-pin) PD7: IRQ8 (64/80/100/112/144-pin)

Table 2.54 Comparison of PEn Pin Function Control Register (PEnPFS)

Register	Bit	RX63T (n = 0 to 5)	RX66T (n = 0 to 6)
PE0PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 01101b: SSLA2 01110b: SSLB2 10000b: CRX1 10001b: USB0_OVRCURB	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC9B 000011b: MTIOC9B# 000101b: TMCI1 000110b: TMCI5 001010b: RXD5/SMISO5/SSCL5 001101b: SSLA2 010000b: CRX0 010001b: USB0_OVRCURB
PE1PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 01100b: CTS12#/RTS12#/SS12# 01101b: SSLA3 01110b: SSLB3 10001b: USB0_OVRCURA	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC9D 000011b: MTIOC9D# 000101b: TMO5 001010b: CTS5#/RTS5#/SS5# 001100b: CTS12#/RTS12#/SS12# 001101b: SSLA3

Register	Bit	RX63T (n = 0 to 5)	RX66T (n = 0 to 6)
PE2PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00111b: POE10#	Pin function select bits b5 b0 000000b: Hi-Z 000111b: POE10#
PE3PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00010b: MTICLKD 00111b: POE11#	Pin function select bits b5 b0 000000b: Hi-Z 000010b: MTCLKD 000100b: MTCLKD# 000111b: POE11# 001010b: CTS9#/RTS9#/SS9# 010100b: GTETRGA 010101b: GTETRGB 010110b: GTETRGC 010111b: GTETRGD
PE4PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00010b: MTICLKC 00111b: POE10#	Pin function select bits b5 b0 000000b: Hi-Z 000010b: MTCLKC 000100b: MTCLKC# 000111b: POE10# 001010b: SCK9 010100b: GTETRGA 010101b: GTETRGB 010110b: GTETRGC 010111b: GTETRGD
PE5PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 10001b: USB0_VBUS	Pin function select bits b5 b0 000000b: Hi-Z 000001b: MTIOC9D 000011b: MTIOC9D# 001001b: ADST0 001010b: SCK9 001011b: CTS9#/RTS9#/SS9# 010100b: GTIOC3A 010101b: GTETRGB 010110b: GTIOC3A# 010111b: GTETRGD
PE6PFS	—	—	PE6 pin function control register

Register	Bit	RX63T (n = 0 to 5)	RX66T (n = 0 to 6)
PEnPFS	ISEL	Interrupt input function select bit 0: Not used as IRQn input pin 1: Used as IRQn input pin PE0: IRQ7 (100/112/120/144-pin) PE3: IRQ2-DS (100/112/120/144-pin) PE4: IRQ1 (100/112/120/144-pin) PE5: IRQ0 (100/112/120/144-pin)	Interrupt input function select bit 0: Not used as IRQn input pin 1: Used as IRQn input pin PE0: IRQ7 (100/112/144-pin) PE1: IRQ15 (100/112/144-pin) PE3: IRQ2-DS (80/100/112/144-pin) PE4: IRQ1 (80/100/112/144-pin) PE5: IRQ0 (100/112/144-pin) PE6: IRQ3 (144-pin)

Table 2.55 Comparison of PFn Pin Function Control Register (PFnPFS)

Register	Bit	RX63T (n = 2, 3)	RX66T (n = 0 to 3)
PF0PFS	—	—	PF0 pin function control register
PF1PFS	—	—	PF1 pin function control register
PF2PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 01010b: RXD1/SMISO1/SSCL1	Pin function select bits b5 b0 000000b: Hi-Z 000101b: TMO3 001011b: SCK11 010000b: CTX0 010100b: GTETRGB 011110b: COMP1
PF3PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 01010b: TXD1/SMOSI1/SSDA1	Pin function select bits b5 b0 000000b: Hi-Z 000101b: TMO7 001011b: CTS11#/RTS11#/SS11# 010000b: CRX0 010100b: GTETRGA 011110b: COMP0
PFnPFS	ISEL	Interrupt input function select bit 0: Not used as IRQn input pin 1: Used as IRQn input pin PF2: IRQ5 (112/120/144-pin)	Interrupt input function select bit 0: Not used as IRQn input pin 1: Used as IRQn input pin PF0: IRQ12 (144-pin) PF1: IRQ13 (144-pin) PF2: IRQ5 (144-pin) PF3: IRQ14 (144-pin)

Table 2.56 Comparison of PGn Pin Function Control Register (PGnPFS)

Register	Bit	RX63T (n = 0 to 6)	RX66T (n = 0 to 2)
PG0PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00110b: GTIOC7A 01010b: TXD2/SMOSI2/SSDA2	Pin function select bits b5 b0 000000b: Hi-Z 001010b: RXD9/SMISO9/SSCL9 010101b: GTIOC1B 010111b: GTIOC1B# 011110b: COMP2
PG1PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 00110b: GTIOC7B 01010b: RXD2/SMISO2/SSCL2	Pin function select bits b5 b0 000000b: Hi-Z 001010b: TXD9/SMOSI9/SSDA9 010101b: GTIOC0A 010111b: GTIOC0A# 011110b: COMP1
PG2PFS	PSEL[4:0] (RX63T) PSEL[5:0] (RX66T)	Pin function select bits b4 b0 00000b: Hi-Z 01010b: SCK2	Pin function select bits b5 b0 000000b: Hi-Z 001010b: SCK9 010100b: GTETRGA 010101b: GTIOC0B 010111b: GTIOC0B# 011110b: COMP0
PG3PFS	—	PG3 pin function control register	—
PG4PFS	—	PG4 pin function control register	—
PG5PFS	—	PG5 pin function control register	—
PG6PFS	—	PG6 pin function control register	—
PGnPFS	ISEL	Interrupt input function select bit 0: Not used as IRQn input pin 1: Used as IRQn input pin PG0: IRQ0 (112/120/144-pin) PG1: IRQ1 (112/120/144-pin) PG2: IRQ2 (112/120/144-pin) PG4: IRQ6 (112/120/144-pin)	Interrupt input function select bit 0: Not used as IRQn input pin 1: Used as IRQn input pin PG0: IRQ0 (112/144-pin) PG1: IRQ1 (112/144-pin) PG2: IRQ2 (112/144-pin)

Table 2.57 Comparison of PHn Pin Function Control Register (PHnPFS)

Register	Bit	RX63T	RX66T
PHnPFS	—	—	PHn pin function control register (n = 0 to 7)

Table 2.58 Comparison of PKn Pin Function Control Register (PKnPFS)

Register	Bit	RX63T	RX66T
PKnPFS	—	—	PKn pin function control register (n = 0 to 2)

Table 2.59 Comparison of Multi-Function Pin Controller Registers

Register	Bit	RX63T (MPC)	RX66T (MPC)
UDPUPEPFS	—	USB0_DPUPE pin function control register	—
PFCSS0	CS0S	CS0# output pin select bit 0: Set P26 as CS0# output pin 1: Set PD1 as CS0# output pin	CS0# output pin select bit 0: Set P96 as CS0# output pin 1: Set PC0 as CS0# output pin
	CS1S[1:0]	CS1# output pin select bits b3 b2 0 0: Set P00 as CS1# output pin 0 1: Set P25 as CS1# output pin 1 x: Set PF2 as CS1# output pin	CS1# output pin select bits b3 b2 0 0: Set P80 as CS1# output pin 0 1: Set PK0 as CS1# output pin 1 0: Set PF1 as CS1# output pin 1 1: Set PC2 as CS1# output pin
	CS2S[1:0]	CS2# output pin select bits b5 b4 0 0: Set PD2 as CS2# output pin 0 1: Set PG6 as CS2# output pin 1 x: Set P05 as CS2# output pin	CS2# output pin select bits b5 b4 0 0: Set P81 as CS2# output pin 0 1: Set P26 as CS2# output pin 1 x: Set PF2 as CS2# output pin
	CS3S[1:0] (RX63T) CS3S (RX66T)	CS3# output pin select bits (b7, b6) b7 b6 0 0: Set P12 as CS3# output pin 0 1: Set PF4 as CS3# output pin 1 x: Set PA6 as CS3# output pin	CS3# output pin select bits (b6) 0: Set PF3 as CS3# output pin 1: Set P25 as CS3# output pin
PFAOE1	A20E	—	Address A20 output enable bit
PFBCR0	ADRLE	A0 to A7 output enable bit 0: Configures P65 to P60, P53, and P52 as the I/O port pins. 1: Configures P65 to P60, P53, and P52 as the external address bus A0 to A7.	A0 to A7 output enable bit [Products with 64 KB of RAM] 0: Configures PB0, PA2, PF0, PB4 to PB7, and PD0 to PD2 as the I/O port pins. 1: Configures PB0, PA2, PF0, PB4 to PB7, and PD0 to PD2 as the external address bus A0 to A7. [Products with 128 KB of RAM] 0: Configures PB0, PA2, PF0, PA3 to PA5, PB0 to PB3, PB4 to PB7, and PD0 to PD2 as the I/O port pins. 1: Configures PB0, PA2, PF0, PA3 to PA5, PB0 to PB3, PB4 to PB7, and PD0 to PD2 as the external address bus A0 to A7.
	ADRHMS	—	A12 to A20 output selection bit
	BCLKO	—	BCLK forced output bit

Register	Bit	RX63T (MPC)	RX66T (MPC)
PFBCR0	DHE	D8 to D15 output enable bit 0: Configures P32 to P30 and P24 to P20 as the I/O port pins. 1: Configures P32 to P30 and P24 to P20 as the external data bus D8 to D15.	D8 to D15 output enable bit 0: Disables the output of the external data bus D8 to D15 (Set as I/O port) 1: Enables the output of the external data bus D8 to D15 D8 to D10: P32 to P30 D11 to D15: Selects with the PFBCR2 register
PFBCR1	WAITS[1:0]	WAIT select bits b1 b0 0 0: Configures PE0 as the WAIT# input pin. 0 1: Configures P82 as the WAIT# input pin. 1 x: Configures P05 as the WAIT# input pin.	WAIT select bits b1 b0 0 0: Do not set P82, PE0, and P96 as the WAIT# input pin 0 1: Configures P82 as the WAIT# input pin. 1 0: Configures PE0 as the WAIT# input pin. 1 1: Configures P96 as the WAIT# input pin.
PFBCR2	—	—	External bus control register 2
PFBCR3	—	—	External bus control register 3
PFBCR4	—	—	External bus control register 4
PFUSB0	—	USB0 control register	—

2.18 Multi-Function Timer Pulse Unit 3

Table 2.60 is a comparative overview of multi-function timer pulse unit 3, Table 2.61 is a comparison of multi-function timer pulse unit 3 registers, and Table 2.62 and Table 2.63 are comparative listings of TPSC bit settings.

Table 2.60 Comparative Overview of Multi-Function Timer Pulse Unit 3

Item	RX63T (MTU3)	RX66T (MTU3d)
Pulse input/output	[144-, 120-, 112-, and 100-pin versions] 24 lines max. [64- and 48-pin versions] 24 lines max. (up to 16 lines can be simultaneously used)	28 lines max.
Pulse input	3 lines	3 lines
Count clock	Six to eight clocks for each channel (four clocks for channel 5)	11 clocks for each channel (14 clocks for MTU0 and MTU9, 12 clocks for MTU2, 10 clocks for MTU5, and four clocks for MTU1 & MTU2 (LWA = 1))
Operating frequency	8 to 100 MHz	Up to 160 MHz
Available operations	[MTU0 to MTU4, MTU6, and MTU7] • Waveform output on compare match • Input capture function • Counter-clearing operation • Simultaneous writing to multiple timer counters (TCNT) • Simultaneous clearing on compare match or input capture • Simultaneous input and output to registers in synchronization with counter operations [144-, 120-, 112-, and 100-pin versions] • Up to 12-phase PWM output in combination with synchronous operation [64- and 48-pin versions] • Up to 8-phase PWM output in combination with synchronous operation	[MTU0 to MTU4, MTU6, MTU7, MTU9] • Waveform output on compare match • Input capture function (noise filter setting available) • Counter-clearing operation • Simultaneous writing to multiple timer counters (TCNT) • Simultaneous clearing on compare match or input capture • Simultaneous input and output to registers in synchronization with counter operations • Up to 14-phase PWM output in combination with synchronous operation
	[MTU0, MTU3, MTU4, MTU6, and MTU7] Buffer operation specifiable	[MTU0, MTU3, MTU4, MTU6, MTU7, and MTU9] Buffer operation specifiable

Item	RX63T (MTU3)	RX66T (MTU3d)
Available operations	[MTU3, MTU4, MTU6, and MTU7] • Through interlocked operation of MTU3/ MTU4 and MTU6/MTU7, output of positive and negative signals in three phases (for a total of six phases) in complementary-PWM and reset-PWM operation • In complementary PWM mode, transfer of values from buffer registers to temporary registers on peaks and troughs of the timer-counter values or writing to the buffer registers (MTU4.TGRD and MTU7.TGRD) • Double-buffering selectable in complementary PWM mode	[MTU3, MTU4, MTU6, MTU7] • Through interlocked operation of MTU3/4 and MTU6/7, the positive and negative signals in six phases (12 phases in total) can be output in complementary PWM and reset-synchronized PWM operation. • In complementary PWM mode, transfer of values from buffer registers to temporary registers on crests or troughs of the timer-counter values or writing to the buffer registers (MTU4.TGRD and MTU7.TGRD) • Double-buffering selectable in complementary PWM mode
	[MTU1 and MTU2] • Independently specifiable phase-counting mode • Capable of cascade-connected operation	[MTU1, MTU2] • Phase counting mode can be specified independently • 32-bit phase counting mode can be specified for interlocked operation of MTU1 and MTU2 (when TMDR3.LWA = 1) • Cascade connection operation available
	[MTU3 and MTU4] Through interlocking with channel 0, a mode for driving AC synchronous motors (brushless DC motors) by using complementary PWM output and reset PWM output is settable and allows the selection of two types of waveform output (chopping or level)	[MTU3, MTU4] Through interlocking with MTU0, a mode for driving AC synchronous motors (brushless DC motors) by using complementary PWM output and reset-synchronized PWM output is settable and allows the selection of two types of waveform output (chopping or level)
	[MTU5] Capable of operation as a dead-time compensation counter	[MTU5] Capable of operation as a dead-time compensation counter
	—	[MTU6, MTU7] Through interlocking with MTU9, a mode for driving AC synchronous motors (brushless DC motors) by using complementary PWM output and reset-synchronized PWM output is settable and allows the selection of two types of waveform output (chopping or level)
Interrupt skipping function	In complementary PWM mode, interrupts on crests and troughs of counter values and triggers to start conversion by the A/D converter can be skipped	In complementary PWM mode, interrupts on crests and troughs of counter values and triggers to start conversion by the A/D converter can be skipped
Interrupt sources	38 sources	45 sources
Buffer operation	Automatic transfer of register data (transfer from the buffer register to the timer register)	Automatic transfer of register data (transfer from the buffer register to the timer register)

Item	RX63T (MTU3)	RX66T (MTU3d)
Trigger generation	• A/D converter start triggers can be generated • A/D converter start request delaying function enables A/D converter to be started with any desired timing and to be synchronized with PWM output	• A/D converter start triggers can be generated • A/D converter start request delaying function enables A/D converter to be started with any desired timing and to be synchronized with PWM output
Low power consumption function	Module stop mode can be set.	Module stop mode can be set
Complementary PWM mode	Only when using the double buffer function, a value equal to (output PWM duty value – 1) is set in the buffer registers (MTU3.TGRE, MTU4.TGRE, and MTU4.TGRF (MTU6.TGRE, MTU7.TGRE, MTU7.TGRF)).	Only when using the double buffer function, a value equal to (output PWM duty value) is set in the buffer registers (MTU3.TGRE, MTU4.TGRE, and MTU4.TGRF (MTU6.TGRE, MTU7.TGRE, MTU7.TGRF)).
A/D conversion start request frame synchronization signal function	None	Available

Table 2.61 Comparison of Multi-Function Timer Pulse Unit 3 Registers

Register	Bit	RX63T (MTU3)	RX66T (MTU3d)
TCR	TPSC[2:0] TPSC[1:0]	Time prescaler select bits Refer to Table 2.62 and Table 2.63 for details.	Time prescaler select bits Refer to Table 2.62 and Table 2.63 for details.
TCR2	—	—	Timer control register 2
TMDR1	MD[3:0]	Mode select bits b3 b0 0 0 0 0: Normal mode 0 0 0 1: Setting prohibited 0 0 1 0: PWM mode 1 0 0 1 1: PWM mode 2 0 1 0 0: Phase counting mode 1 0 1 0 1: Phase counting mode 2 0 1 1 0: Phase counting mode 3 0 1 1 1: Phase counting mode 4 1 0 0 0: Reset-synchronized PWM mode 1 0 0 1: Setting prohibited 1 0 1 x: Setting prohibited 1 1 0 0: Setting prohibited 1 1 0 1: Complementary PWM mode 1 (transfer at crest) 1 1 1 0: Complementary PWM mode 2 (transfer at trough) 1 1 1 1: Complementary PWM mode 3 transfer at crest and trough) x: Don't care	Mode select bits b3 b0 0 0 0 0: Normal mode 0 0 0 1: Setting prohibited 0 0 1 0: PWM mode 1 0 0 1 1: PWM mode 2 0 1 0 0: Phase counting mode 1 0 1 0 1: Phase counting mode 2 0 1 1 0: Phase counting mode 3 0 1 1 1: Phase counting mode 4 1 0 0 0: Reset-synchronized PWM mode 1 0 0 1: Phase counting mode 5 1 0 1 x: Setting prohibited 1 1 0 0: Setting prohibited 1 1 0 1: Complementary PWM mode 1 (transfer at crest) 1 1 1 0: Complementary PWM mode 2 (transfer at trough) 1 1 1 1: Complementary PWM mode 3 transfer at crest and trough) x: Don't care
TMDR3	—	—	Timer mode register 3

Register		Bit	RX63T (MTU3)	RX66T (MTU3d)
TSR	TSR	TGFA	Input capture/output compare flag A	—
		TGFB	Input capture/output compare flag B	—
		TGFC	Input capture/output compare flag C	—
		TGFD	Input capture/output compare flag D	—
		TCFV	Overflow flag	—
		TCFU	Underflow flag	—
		CMFW5	Compare match/input capture flag W5	—
		CMFV5	Compare match/input capture flag V5	—
		CMFU5	Compare match/input capture flag U5	—
	TSR2	TGFE	Compare match flag E	—
		TGFF	Compare match flag F	—
TCNTLW		—	—	Timer longword counter
TGRALW, TGRBLW		—	—	Timer longword general registers
TSTRA		CST9	—	Counter start 9 bit
TSYRA		SYNC9	—	Timer synchronous operation 9 bit
TCSYSTR		SCH9	—	Synchronous start 9 bit
TGCRB		—	—	Timer gate control register
NFCRn		—	—	Noise filter control register n (n = 0 to 4, 6, 7, 9, C)
NFCR5		—	—	Noise filter control register 5
TADSTRGR0		—	—	A/D conversion start request select register 0
TADSTRGR1		—	—	A/D conversion start request select register 1

Table 2.62 Comparison of TPSC Bit Settings (Other Than MTU5)

Channel	RX63T (MTU3)		RX66T (MTU3d)		
	TCR.TPSC [2:0]	Description	TCR2.TPSC2 [2:0]	TCR.TPSC [2:0]	Description
MTU0 (RX63T)	0 0 0	Internal clock: counts on PCLKA/1	0 0 0	0 0 0	Internal clock: counts on PCLKC/1
MTU0, MTU9 (RX66T)	0 0 1	Internal clock: counts on PCLKA/4	0 0 0	0 0 1	Internal clock: counts on PCLKC/4
	0 1 0	Internal clock: counts on PCLKA/16	0 0 0	0 1 0	Internal clock: counts on PCLKC/16
	0 1 1	Internal clock: counts on PCLKA/64	0 0 0	0 1 1	Internal clock: counts on PCLKC/64
	1 0 0	External clock: counts on MTCLKA pin input	0 0 0	1 0 0	External clock: counts on MTCLKA pin input
	1 0 1	External clock: counts on MTCLKB pin input	0 0 0	1 0 1	External clock: counts on MTCLKB pin input
	1 1 0	External clock: counts on MTCLKC pin input	0 0 0	1 1 0	External clock: counts on MTCLKC pin input
	1 1 1	External clock: counts on MTCLKD pin input	0 0 0	1 1 1	External clock: counts on MTCLKD pin input
			0 0 1	x x x	Internal clock: counts on PCLKC/2
			0 1 0	x x x	Internal clock: counts on PCLKC/8
			0 1 1	x x x	Internal clock: counts on PCLKC/32
			1 0 0	x x x	Internal clock: counts on PCLKC/256
			1 0 1	x x x	Internal clock: counts on PCLKC/1024
			1 1 0	x x x	Setting prohibited
			1 1 1	x x x	External clock: counts on MTIOC1A pin input
MTU1	0 0 0	Internal clock: counts on PCLKA/1	0 0 0	0 0 0	Internal clock: counts on PCLKC/1
	0 0 1	Internal clock: counts on PCLKA/4	0 0 0	0 0 1	Internal clock: counts on PCLKC/4
	0 1 0	Internal clock: counts on PCLKA/16	0 0 0	0 1 0	Internal clock: counts on PCLKC/16
	0 1 1	Internal clock: counts on PCLKA/64	0 0 0	0 1 1	Internal clock: counts on PCLKC/64
	1 0 0	External clock: counts on MTCLKA pin input	0 0 0	1 0 0	External clock: counts on MTCLKA pin input
	1 0 1	External clock: counts on MTCLKB pin input	0 0 0	1 0 1	External clock: counts on MTCLKB pin input
	1 1 0	Internal clock: counts on PCLKA/256	0 0 0	1 1 0	Internal clock: counts on PCLKC/256
	1 1 1	Counts on MTU2.TCNT overflow/underflow	0 0 0	1 1 1	Counts on MTU2.TCNT overflow/underflow
			0 0 1	x x x	Internal clock: counts on PCLKC/2
			0 1 0	x x x	Internal clock: counts on PCLKC/8

Channel	RX63T (MTU3)		RX66T (MTU3d)		
	TCR.TPSC [2:0]	Description	TCR2.TPSC2 [2:0]	TCR.TPSC [2:0]	Description
MTU1			0 1 1	x x x	Internal clock: counts on PCLKC/32
			1 0 0	x x x	Internal clock: counts on PCLKC/1024
			1 0 1	x x x	Setting prohibited
			1 1 0	x x x	Setting prohibited
			1 1 1	x x x	Setting prohibited
MTU2	0 0 0	Internal clock: counts on PCLKA/1	0 0 0	0 0 0	Internal clock: counts on PCLKC/1
	0 0 1	Internal clock: counts on PCLKA/4	0 0 0	0 0 1	Internal clock: counts on PCLKC/4
	0 1 0	Internal clock: counts on PCLKA/16	0 0 0	0 1 0	Internal clock: counts on PCLKC/16
	0 1 1	Internal clock: counts on PCLKA/64	0 0 0	0 1 1	Internal clock: counts on PCLKC/64
	1 0 0	External clock: counts on MTCLKA pin input	0 0 0	1 0 0	External clock: counts on MTCLKA pin input
	1 0 1	External clock: counts on MTCLKB pin input	0 0 0	1 0 1	External clock: counts on MTCLKB pin input
	1 1 0	External clock: counts on MTCLKC pin input	0 0 0	1 1 0	External clock: counts on MTCLKC pin input
	1 1 1	Internal clock: counts on PCLKA/1024	0 0 0	1 1 1	Internal clock: counts on PCLKC/1024
			0 0 1	x x x	Internal clock: counts on PCLKC/2
			0 1 0	x x x	Internal clock: counts on PCLKC/8
			0 1 1	x x x	Internal clock: counts on PCLKC/32
			1 0 0	x x x	Internal clock: counts on PCLKC/256
			1 0 1	x x x	Setting prohibited
			1 1 0	x x x	Setting prohibited
			1 1 1	x x x	Setting prohibited
MTU3 MTU4 MTU6 MTU7	0 0 0	Internal clock: counts on PCLKA/1	0 0 0	0 0 0	Internal clock: counts on PCLKC/1
	0 0 1	Internal clock: counts on PCLKA/4	0 0 0	0 0 1	Internal clock: counts on PCLKC/4
	0 1 0	Internal clock: counts on PCLKA/16	0 0 0	0 1 0	Internal clock: counts on PCLKC/16
	0 1 1	Internal clock: counts on PCLKA/64	0 0 0	0 1 1	Internal clock: counts on PCLKC/64
	1 0 0	Internal clock: counts on PCLKA/256	0 0 0	1 0 0	Internal clock: counts on PCLKC/256
	1 0 1	Internal clock: counts on PCLKA/1024	0 0 0	1 0 1	Internal clock: counts on PCLKC/1024
	1 1 0	External clock: counts on MTCLKA pin input*1	0 0 0	1 1 0	External clock: counts on MTCLKA pin input
	1 1 1	External clock: counts on MTCLKB pin input*1	0 0 0	1 1 1	External clock: counts on MTCLKB pin input

Channel	RX63T (MTU3)		RX66T (MTU3d)		
	TCR.TPSC [2:0]	Description	TCR2.TPSC2 [2:0]	TCR.TPSC [2:0]	Description
MTU3 MTU4 MTU6 MTU7			0 0 1	x x x	Internal clock: counts on PCLKC/2
			0 1 0	x x x	Internal clock: counts on PCLKC/8
			0 1 1	x x x	Internal clock: counts on PCLKC/32
			1 0 0	x x x	Setting prohibited
			1 0 1	x x x	Setting prohibited
			1 1 0	x x x	Setting prohibited
			1 1 1	x x x	Setting prohibited

x: Don't care

Note: 1. This setting is not available on MTU6 or MTU7.

Table 2.63 Comparison of TPSC Bit Settings (MTU5)

Channel	RX63T (MTU3)		RX66T (MTU3d)		
	TCR.TPSC [1:0]	Description	TCR2.TPSC2 [2:0]	TCR.TPSC [1:0]	Description
MTU5	0 0	Internal clock: counts on PCLKA/1	0 0 0	0 0	Internal clock: counts on PCLKC/1
	0 1	Internal clock: counts on PCLKA/4	0 0 0	0 1	Internal clock: counts on PCLKC/4
	1 0	Internal clock: counts on PCLKA/16	0 0 0	1 0	Internal clock: counts on PCLKC/16
	1 1	Internal clock: counts on PCLKA/64	0 0 0	1 1	Internal clock: counts on PCLKC/64
			0 0 1	x x	Internal clock: counts on PCLKC/2
			0 1 0	x x	Internal clock: counts on PCLKC/8
			0 1 1	x x	Internal clock: counts on PCLKC/32
			1 0 0	x x	Internal clock: counts on PCLKC/256
			1 0 1	x x	Internal clock: counts on PCLKC/1024
			1 1 0	x x	Setting prohibited
			1 1 1	x x	External clock: counts on MTIOC1A pin input

x: Don't care

2.19 Port Output Enable 3

Table 2.64 is a comparative overview of port output enable 3, and Table 2.65 is a comparison of port output enable 3 registers.

Table 2.64 Comparative Overview of Port Output Enable 3

Item	RX63T (POE3)	RX66T (POE3B)
Function	• Each of the POE0#, POE4#, POE8#, POE10#, POE11#, and POE12# input pins can be set for falling edge, PCLK/8 × 16, PCLK/16 × 16, or PCLK/128 × 16 low sampling.	• Each of the POE0#, POE4#, POE8#, POE9#, POE10#, POE11#, POE12#, POE13#, and POE14# pins can be set for falling-edge or low-level detection. When setting a low-level detection, a sampling clock can be selected from PCLK/1, PCLK/2, PCLK/4, PCLK/8, PCLK/16, and PCLK/128, while the number of samples can be selected from four, eight, or 16.
	• Pins for the MTU complementary PWM output, MTU0, and GPT pins can be placed in high-impedance state by POE0#, POE4#, POE8#, POE10#, POE11#, and POE12# pin falling-edge or low sampling.	• The outputs of the target pins can be disabled by detecting falling-edge or low-level of input to the POE0#, POE4#, POE8#, POE9#, POE10#, POE11#, POE12#, POE13#, and POE14# pins.
	• Pins for the MTU complementary PWM output, MTU0, and GPT pins can be placed in high-impedance state when the oscillation-stop detection circuit in the clock pulse generator detects stopped oscillation.	• The outputs of the target pins can be disabled when oscillation stop is detected by the oscillation stop detection function of the clock generator.
	• Pins for the MTU complementary PWM output can be placed in high-impedance state when output levels of the MTU complementary PWM output pins and the GPT output pins are compared and simultaneous active-level output continues for one cycle or more.	• The MTU complementary PWM outputs can be disabled when output levels of the MTU complementary PWM output pins are compared and simultaneous active-level output continues for one cycle or more. • The GPTW outputs can be disabled when output levels of the GPTW output pins (GPTW0 to GPTW2, GPTW4 to GPTW6, and GPTW7 to GPTW9 pins) are compared and simultaneous active-level output continues for one cycle or more.
	• Pins for the MTU complementary PWM output, and MTU0, and GPT pins can be placed in the high-impedance state in response to comparator detection by the 12-bit A/D converter (S12ADB).	• The outputs of the target pins can be disabled in response to comparator C (CMPC) output detection.
	• Pins for the MTU complementary PWM output, and MTU0, and GPT pins can be placed in the high-impedance state by modifying settings of the POE registers.	• The outputs of the target pins can be disabled by modifying the settings of the POE registers.
	• Interrupts can be generated by input-level sampling or output-level comparison results.	• Interrupts can be generated by input-level sampling or output-level comparison results.

Item	RX63T (POE3)	RX66T (POE3B)
Pin status while output is disabled	• High-impedance	• High-impedance • General I/O port
Target pins for switching to disabling of signal output	• MTU output pins — MTU0 pins (MTIOC0A, MTIOC0B, MTIOC0C, MTIOC0D) — MTU3 pins (MTIOC3B, MTIOC3D) — MTU4 pins (MTIOC4A, MTIOC4B, MTIOC4C, MTIOC4D) — MTU6 pins (MTIOC6B, MTIOC6D) — MTU7 pins (MTIOC7A, MTIOC7B, MTIOC7C, MTIOC7D) • GPT output pins — GPT0 pins (GTIOC0A, GTIOC0B) — GPT1 pins (GTIOC1A, GTIOC1B) — GPT2 pins (GTIOC2A, GTIOC2B) — GPT3 pins (GTIOC3A, GTIOC3B) — GPT4 pins (GTIOC4A, GTIOC4B) — GPT5 pins (GTIOC5A, GTIOC5B) — GPT6 pins (GTIOC6A, GTIOC6B) — GPT7 pins (GTIOC7A, GTIOC7B)	• MTU output pins — MTU0 pins (MTIOC0A, MTIOC0B, MTIOC0C, MTIOC0D) — MTU3 pins (MTIOC3B, MTIOC3D) — MTU4 pins (MTIOC4A, MTIOC4B, MTIOC4C, MTIOC4D) — MTU6 pins (MTIOC6B, MTIOC6D) — MTU7 pins (MTIOC7A, MTIOC7B, MTIOC7C, MTIOC7D) — MTU9 pins (MTIOC9A, MTIOC9B, MTIOC9C, MTIOC9D) • GPTW output pins — GPTW0 pins (GTIOC0A, GTIOC0B) — GPTW1 pins (GTIOC1A, GTIOC1B) — GPTW2 pins (GTIOC2A, GTIOC2B) — GPTW3 pins (GTIOC3A, GTIOC3B) — GPTW4 pins (GTIOC4A, GTIOC4B) — GPTW5 pins (GTIOC5A, GTIOC5B) — GPTW6 pins (GTIOC6A, GTIOC6B) — GPTW7 pins (GTIOC7A, GTIOC7B) — GPTW8 pins (GTIOC8A, GTIOC8B) — GPTW9 pins (GTIOC9A, GTIOC9B)
Generating conditions of request for switching to disable output	• Input signal detection: Detection of the POE0#, POE4#, POE8#, POE10#, POE11#, POE12# signal level. • Simultaneous conduction between output pins: A match (simultaneous conduction) between the output signal levels at the active level over one or more cycles on the following combination of pins [MTU complementary PWM output pins] — MTIOC3B and MTIOC3D — MTIOC4A and MTIOC4C — MTIOC4B and MTIOC4D — MTIOC6B and MTIOC6D — MTIOC7A and MTIOC7C — MTIOC7B and MTIOC7D [GPTW output pins] — GTIOC0A and GTIOC0B — GTIOC1A and GTIOC1B — GTIOC2A and GTIOC2B — GTIOC4A and GTIOC4B — GTIOC5A and GTIOC5B — GTIOC6A and GTIOC6B	• Input signal detection: Detection of the POE0#, POE4#, POE8#, POE9#, POE10#, POE11#, POE12#, POE13#, and POE14# signal level. • Simultaneous conduction between output pins: A match (simultaneous conduction) between the output signal levels at the active level over one or more cycles on the following combination of pins [MTU complementary PWM output pins] — MTIOC3B and MTIOC3D — MTIOC4A and MTIOC4C — MTIOC4B and MTIOC4D — MTIOC6B and MTIOC6D — MTIOC7A and MTIOC7C — MTIOC7B and MTIOC7D [GPTW output pins] — GTIOC0A and GTIOC0B — GTIOC1A and GTIOC1B — GTIOC2A and GTIOC2B — GTIOC4A and GTIOC4B — GTIOC5A and GTIOC5B — GTIOC6A and GTIOC6B — GTIOC7A and GTIOC7B — GTIOC8A and GTIOC8B — GTIOC9A and GTIOC9B

Item	RX63T (POE3)	RX66T (POE3B)
Generating conditions of request for switching to disable output	• SPOER register setting being made • Detection that the main clock oscillator had stopped oscillating • 12-bit A/D converter (S12ADB)	• SPOER register setting being made • Detection that the main clock oscillator had stopped oscillating • Comparator output detection in the comparator C (CMPC) outputs

Table 2.65 Comparison of Port Output Enable 3 Registers

Register	Bit	RX63T (POE3)	RX66T (POE3B)
ICSR1	POE0M[1:0] (RX63T) POE0M[3:0] (RX66T)	POE0 mode select bits (b1, b0) b1 b0 0 0: Accepts a high-impedance control request on the falling edge of the POE0# pin input. 0 1: Accepts a high-impedance control request when the low level of the POE0# pin input has been sampled 16 times at PCLK/8 clock pulses and all are low level. 1 0: Accepts a high-impedance control request when the low level of the POE0# pin input has been sampled 16 times at PCLK/16 clock pulses and all are low level. 1 1: Accepts a high-impedance control request when the low level of the POE0# pin input has been sampled 16 times at PCLK/128 clock pulses and all are low level.	POE0 mode select bits (b3 to b0) b3 b0 0 0 0 0: Accepts a request on the falling edge of POE0# pin input. 0 0 0 1: Samples the level of the POE0# pin input by PCLK/8, and accepts a request when consecutive low-level results are detected for the specified times. 0 0 1 0: Samples the level of the POE0# pin input by PCLK/16, and accepts a request when consecutive low-level results are detected for the specified times. 0 0 1 1: Samples the level of the POE0# pin input by PCLK/128, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 0 0: Samples the level of the POE0# pin input by PCLK, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 0 1: Samples the level of the POE0# pin input by PCLK/2, and accepts a request when consecutive low-level results are detected for the specified times.

Register	Bit	RX63T (POE3)	RX66T (POE3B)
ICSR1	POE0M[1:0] (RX63T) POE0M[3:0] (RX66T)		0 1 1 0: Samples the level of the POE0# pin input by PCLK/4, and accepts a request when consecutive low-level results are detected for the specified times. Settings other than the above are prohibited.
	POE0M2[3:0]	—	POE0 sampling count select bits
	POE0F	POE0 flag [Setting condition] When the input set by POE0M[1:0] occurs at the POE0# pin [Clearing condition] By writing 0 to POE0F after reading POE0F = 1 When writing 0 to the flag while low-level sampling is selected with the POE8M[1:0] bits, the POE8# pin input must be at the high level.	POE0 flag [Setting condition] When the input set by the POE0M[3:0] and POE0M2[3:0] bits occurs at the POE0# pin [Clearing condition] By writing 0 to the POE0F flag after reading POE0F = 1 When low-level sampling is set by the POE0M[3:0] bits, the high level needs to be input to the POE0# pin to write 0 to this flag.
ICSR2	POE4M[1:0] (RX63T) POE4M[3:0] (RX66T)	POE4 mode select bits (b1, b0) b1 b0 0 0: Accepts a high-impedance control request on the falling edge of the POE4# pin input. 0 1: Accepts a high-impedance control request when the low level of the POE4# pin input has been sampled 16 times at PCLK/8 clock pulses and all are low level. 1 0: Accepts a high-impedance control request when the low level of the POE4# pin input has been sampled 16 times at PCLK/16 clock pulses and all are low level. 1 1: Accepts a high-impedance control request when the low level of the POE4# pin input has been sampled 16 times at PCLK/128 clock pulses and all are low level.	POE4 mode select bits (b3 to b0) b3 b0 0 0 0 0: Accepts a request on the falling edge of POE4# pin input. 0 0 0 1: Samples the level of the POE4# pin input by PCLK/8, and accepts a request when consecutive low-level results are detected for the specified times. 0 0 1 0: Samples the level of the POE4# pin input by PCLK/16, and accepts a request when consecutive low-level results are detected for the specified times. 0 0 1 1: Samples the level of the POE4# pin input by PCLK/128, and accepts a request when consecutive low-level results are detected for the specified times.

Register	Bit	RX63T (POE3)	RX66T (POE3B)
ICSR2	POE4M[1:0] (RX63T) POE4M[3:0] (RX66T)		0 1 0 0: Samples the level of the POE4# pin input by PCLK, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 0 1: Samples the level of the POE4# pin input by PCLK/2, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 1 0: Samples the level of the POE4# pin input by PCLK/4, and accepts a request when consecutive low-level results are detected for the specified times. Settings other than the above are prohibited.
	POE4M2[3:0]	—	POE4 Sampling count select bits
	POE4F	POE4 flag [Setting condition] When the input set by POE4M[1:0] occurs at the POE4# pin [Clearing condition] By writing 0 to POE4F after reading POE4F = 1 When writing 0 to the flag while low-level sampling is selected with the POE4M[1:0] bits, the POE4# pin input must be at the high level.	POE4 flag [Setting condition] When the input set by the POE4M[3:0] and POE4M2[3:0] bits occurs at the POE4# pin [Clearing condition] By writing 0 to the POE4F after reading POE4F = 1 When low-level sampling is set by the POE4M[3:0] bits, the high level needs to be input to the POE4# pin to write 0 to this flag.
ICSR3	POE8M[1:0] (RX63T) POE8M[3:0] (RX66T)	POE8 mode select bits (b1, b0) b1 b0 0 0: Accepts a high-impedance control request on the falling edge of the POE8# pin input. 0 1: Accepts a high-impedance control request when the low level of the POE8# pin input has been sampled 16 times at PCLK/8 clock pulses and all are low level.	POE8 mode select bits (b3 to b0) b3 b0 0 0 0 0: Accepts a request on the falling edge of POE8# pin input. 0 0 0 1: Samples the level of the POE8# pin input by PCLK/8, and accepts a request when consecutive low-level results are detected for the specified times.

Register	Bit	RX63T (POE3)	RX66T (POE3B)
ICSR3	POE8M[1:0] (RX63T) POE8M[3:0] (RX66T)	1 0: Accepts a high-impedance control request when the low level of the POE8# pin input has been sampled 16 times at PCLK/16 clock pulses and all are low level. 1 1: Accepts a high-impedance control request when the low level of the POE8# pin input has been sampled 16 times at PCLK/128 clock pulses and all are low level.	0 0 1 0: Samples the level of the POE8# pin input by PCLK/16, and accepts a request when consecutive low-level results are detected for the specified times. 0 0 1 1: Samples the level of the POE8# pin input by PCLK/128, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 0 0: Samples the level of the POE8# pin input by PCLK, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 0 1: Samples the level of the POE8# pin input by PCLK/2, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 1 0: Samples the level of the POE8# pin input by PCLK/4, and accepts a request when consecutive low-level results are detected for the specified times. Settings other than the above are prohibited.
	POE8M2[3:0]	—	POE8 Sampling count select bits
	POE8F	POE8 flag [Setting condition] When the input set by POE8M[1:0] occurs at the POE8# pin [Clearing condition] By writing 0 to POE8F after reading POE8F = 1 When low sampling is selected with the POE8M[1:0] bits, 0 can be written only after a high level is input to the POE8# pin.	POE8 flag [Setting condition] When the input set by the POE8M[3:0] and POE8M2[3:0] bits occurs at the POE8# pin [Clearing condition] By writing 0 to the POE8F flag after reading POE8F = 1 When low-level sampling is set by the POE8M[3:0] bits, the high level needs to be input to the POE8# pin to write 0 to this flag.

Register	Bit	RX63T (POE3)	RX66T (POE3B)
ICSR4	POE10M[1:0] (RX63T) POE10M[3:0] (RX66T)	POE10 mode select bits (b1, b0) b1 b0 0 0: Accepts a high-impedance control request on the falling edge of the POE10# pin input. 0 1: Accepts a high-impedance control request when the low level of the POE10# pin input has been sampled 16 times at PCLK/8 clock pulses and all are low level. 1 0: Accepts a high-impedance control request when the low level of the POE10# pin input has been sampled 16 times at PCLK/16 clock pulses and all are low level. 1 1: Accepts a high-impedance control request when the low level of the POE10# pin input has been sampled 16 times at PCLK/128 clock pulses and all are low level.	POE10 mode select bits (b3 to b0) b3 b0 0 0 0 0: Accepts a request on the falling edge of POE10# pin input. 0 0 0 1: Samples the level of the POE10# pin input by PCLK/8, and accepts a request when consecutive low-level results are detected for the specified times. 0 0 1 0: Samples the level of the POE10# pin input by PCLK/16, and accepts a request when consecutive low-level results are detected for the specified times. 0 0 1 1: Samples the level of the POE10# pin input by PCLK/128, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 0 0: Samples the level of the POE10# pin input by PCLK, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 0 1: Samples the level of the POE10# pin input by PCLK/2, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 1 0: Samples the level of the POE10# pin input by PCLK/4, and accepts a request when consecutive low-level results are detected for the specified times. Settings other than the above are prohibited.
	POE10M2[3:0]	—	POE10 sampling count select bits

Register	Bit	RX63T (POE3)	RX66T (POE3B)
ICSR4	POE10F	POE10 flag [Setting condition] When the input set by POE10M[1:0] occurs at the POE10# pin [Clearing condition] By writing 0 to POE10F after reading POE10F = 1 When low sampling is selected with the POE10M[1:0] bits, 0 can be written only after a high level is input to the POE10# pin.	POE10 flag [Setting condition] When the input set by the POE10M[3:0] and POE10M2[3:0] bits occurs at the POE10# pin [Clearing condition] By writing 0 to the POE10F flag after reading POE10F = 1 When low-level sampling is set by the POE10M[3:0] bits, the high level needs to be input to the POE10# pin to write 0 to this flag.
ICSR5	POE11M[1:0] (RX63T) POE11M[3:0] (RX66T)	POE11 mode select bits (b1, b0) b1 b0 0 0: Accepts a high-impedance control request on the falling edge of the POE11# pin input. 0 1: Accepts a high-impedance control request when the low level of the POE11# pin input has been sampled 16 times at PCLK/8 clock pulses and all are low level. 1 0: Accepts a high-impedance control request when the low level of the POE11# pin input has been sampled 16 times at PCLK/16 clock pulses and all are low level. 1 1: Accepts a high-impedance control request when the low level of the POE11# pin input has been sampled 16 times at PCLK/128 clock pulses and all are low level.	POE11 mode select bits (b3 to b0) b3 b0 0 0 0 0: Accepts a request on the falling edge of POE11# pin input. 0 0 0 1: Samples the level of the POE11# pin input by PCLK/8, and accepts a request when consecutive low-level results are detected for the specified times. 0 0 1 0: Samples the level of the POE11# pin input by PCLK/16, and accepts a request when consecutive low-level results are detected for the specified times. 0 0 1 1: Samples the level of the POE11# pin input by PCLK/128, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 0 0: Samples the level of the POE11# pin input by PCLK, and accepts a request when consecutive low-level results are detected for the specified times.

Register	Bit	RX63T (POE3)	RX66T (POE3B)
ICSR5	POE11M[1:0] (RX63T) POE11M[3:0] (RX66T)		0 1 0 1: Samples the level of the POE11# pin input by PCLK/2, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 1 0: Samples the level of the POE11# pin input by PCLK/4, and accepts a request when consecutive low-level results are detected for the specified times. Settings other than the above are prohibited.
	POE11M2[3:0]	—	POE11 sampling count select bits
	POE11F	POE11 flag [Setting condition] When the input set by POE11M[1:0] occurs at the POE11# pin [Clearing condition] By writing 0 to POE11F after reading POE11F = 1 When low sampling is selected with the POE11M[1:0] bits, 0 can be written only after a high level is input to the POE11# pin.	POE11 flag [Setting condition] When the input set by the POE11M[3:0] and POE11M2[3:0] bits occurs at the POE11# pin [Clearing condition] By writing 0 to the POE11F flag after reading POE11F = 1 When low-level sampling is set by the POE11M[3:0] bits, the high level needs to be input to the POE11# pin to write 0 to this flag.
ICSR7	POE12M[1:0] (RX63T) POE12M[3:0] (RX66T)	POE12 mode select bits (b1, b0) b1 b0 0 0: Accepts a high-impedance control request on the falling edge of the POE12# pin input. 0 1: Accepts a high-impedance control request when the low level of the POE12# pin input has been sampled 16 times at PCLK/8 clock pulses and all are low level.	POE12 mode select bits (b3 to b0) b3 b0 0 0 0 0: Accepts a request on the falling edge of POE12# pin input. 0 0 0 1: Samples the level of the POE12# pin input by PCLK/8, and accepts a request when consecutive low-level results are detected for the specified times.

Register	Bit	RX63T (POE3)	RX66T (POE3B)
ICSR7	POE12M[1:0] (RX63T) POE12M[3:0] (RX66T)	1 0: Accepts a high-impedance control request when the low level of the POE12# pin input has been sampled 16 times at PCLK/16 clock pulses and all are low level. 1 1: Accepts a high-impedance control request when the low level of the POE12# pin input has been sampled 16 times at PCLK/128 clock pulses and all are low level.	0 0 1 0: Samples the level of the POE12# pin input by PCLK/16, and accepts a request when consecutive low-level results are detected for the specified times. 0 0 1 1: Samples the level of the POE12# pin input by PCLK/128, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 0 0: Samples the level of the POE12# pin input by PCLK, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 0 1: Samples the level of the POE12# pin input by PCLK/2, and accepts a request when consecutive low-level results are detected for the specified times. 0 1 1 0: Samples the level of the POE12# pin input by PCLK/4, and accepts a request when consecutive low-level results are detected for the specified times. Settings other than the above are prohibited.
	POE12M2[3:0]	—	POE12 sampling count select bits
	POE12F	POE12 flag [Setting condition] When the input set by POE12M[1:0] occurs at the POE12# pin [Clearing condition] By writing 0 to POE12F after reading POE12F = 1 When low sampling is selected with the POE12M[1:0] bits, 0 can be written only after a high level is input to the POE12# pin.	POE12 flag [Setting condition] When the input set by the POE12M[3:0] and POE12M2[3:0] bits occurs at the POE12# pin [Clearing condition] By writing 0 to the POE12F flag after reading POE12F = 1 When low-level sampling is set by the POE12M[3:0] bits, the high level needs to be input to the POE12# pin to write 0 to this flag.

Register	Bit	RX63T (POE3)	RX66T (POE3B)
ICSR8	—	—	Input level control/status register 8
ICSR9	—	—	Input level control/status register 9
ICSR10	—	—	Input level control/status register 10
M0SELR1	—	—	MTU0 pin select register 1
M0SELR2	—	—	MTU0 pin select register 2
M3SELR	—	—	MTU3 pin select register
M4SELR1	—	—	MTU4 pin select register 1
M4SELR2	—	—	MTU4 pin select register 2
M6SELR	—	—	MTU6 pin select register
M7SELR1	—	—	MTU7 pin select register 1
M7SELR2	—	—	MTU7 pin select register 2
M9SELR1	—	—	MTU9 pin select register 1
M9SELR2	—	—	MTU9 pin select register 2
G0SELR	—	—	GPTW0 pin select register
G1SELR	—	—	GPTW1 pin select register
G2SELR	—	—	GPTW2 pin select register
G3SELR	—	—	GPTW3 pin select register
G4SELR	—	—	GPTW4 pin select register
G5SELR	—	—	GPTW5 pin select register
G6SELR	—	—	GPTW6 pin select register
G7SELR	—	—	GPTW7 pin select register
G8SELR	—	—	GPTW8 pin select register
G9SELR	—	—	GPTW9 pin select register
ALR1	OLSG0A	MTIOC3B/GTIOC0A active level setting bit	MTIOC3B pin active level setting bit
	OLSG0B	MTIOC3D/GTIOC0B active level setting bit	MTIOC3D pin active level setting bit
	OLSG1A	MTIOC4A/GTIOC1A active level setting bit	MTIOC4A pin active level setting bit
	OLSG1B	MTIOC4C/GTIOC1B active level setting bit	MTIOC4C pin active level setting bit
	OLSG2A	MTIOC4B/GTIOC2A active level setting bit	MTIOC4B pin active level setting bit
ALR1	OLSG2B	MTIOC4D/GTIOC2B active level setting bit	MTIOC4D pin active level setting bit
	MTUCHSEL	MTU output active level channel setting bit	—
ALR2	OLSG4A	MTIOC6B/GTIOC4A active level setting bit	MTIOC6B pin active level setting bit
	OLSG4B	MTIOC6D/GTIOC4B active level setting bit	MTIOC6D pin active level setting bit
	OLSG5A	MTIOC7A/GTIOC5A active level setting bit	MTIOC7A pin active level setting bit
	OLSG5B	MTIOC7C/GTIOC5B active level setting bit	MTIOC7C pin active level setting bit
	OLSG6A	MTIOC7B/GTIOC6A active level setting bit	MTIOC7B pin active level setting bit
	OLSG6B	MTIOC7D/GTIOC6B active level setting bit	MTIOC7D pin active level setting bit

Register	Bit	RX63T (POE3)	RX66T (POE3B)
ALR3	—	—	Active level setting register 3
ALR4	—	—	Active level setting register 4
ALR5	—	—	Active level setting register 5
SPOER	MTUCH34HIZ*1	MTU3 and MTU4 or MTU6 and MTU7 output high-impedance enable bit	MTU3 and MTU4 pin output disable bit
	MTUCH67HIZ*1	MTU6 and MTU7 output high-impedance enable bit	MTU6 and MTU7 pin output disable bit
	GPT01HIZ	GPT0 and GPT1 output high-impedance enable bit	GPTW0 and GPTW1 pin output disable bit
	GPT23HIZ	GPT2 and GPT3 output high-impedance enable bit	GPTW2 and GPTW3 pin output disable bit
	MTUCH9HIZ	—	MTU9 pin output disable bit
	GPT02HIZ	—	GPTW0 to GPTW2 pin output disable bit
	GPT46HIZ	—	GPTW4 to GPTW6 pin output disable bit
	GPT67HIZ*1	GPT6 and GPT7 output high-impedance enable bit	—
	GPT79HIZ	—	GPTW7 to GPTW9 pin output disable bit
POECR2	MTU7BDZE*1	MTU CH7BD high impedance enable	MTIOC7B/MTIOC7D pin high-impedance enable bit
	MTU7ACZE*1	MTU CH7AC high impedance enable bit	MTIOC7A/MTIOC7C pin high-impedance enable bit
	MTU6BDZE*1	MTU CH6BD high impedance enable bit	MTIOC6B/MTIOC6D pin high-impedance enable bit
	MTU4BDZE*1	MTU CH4BD high-impedance enable bit	MTIOC4B/MTIOC4D pin high-impedance enable bit
	MTU4ACZE*1	MTU CH4AC high-impedance enable bit	MTIOC4A/MTIOC4C pin high-impedance enable bit
	MTU3BDZE*1	MTU CH3BD high-impedance enable bit	MTIOC3B/MTIOC3D pin high-impedance enable bit
POECR3	—	Port output enable control register 3	Port output enable control register 3
		Initial values after a reset are different.	
	GPT2ABZE	GPT CH2AB high-impedance enable bit (b8)	GTIOC2A/GTIOC2B pin high-impedance enable bit (b2)
	GPT3ABZE	GPT CH3AB high-impedance enable bit (b9)	GTIOC3A/GTIOC3B pin high-impedance enable bit (b3)
	GPT4ABZE to GPT9ABZE	—	GTIOC4A/GTIOC4B to GTIOC9A/GTIOC9B pin high-impedance enable bits
POECR4	CMADDMT34ZE *1	MTU CH34 High-Impedance CFLAG add bit	MTU3 and MTU4 output disabling condition CFLAG add bit
	IC1ADDMT34ZE	—	MTU3 and MTU4 output disabling condition POE0F add bit
	IC2ADDMT34ZE *1	MTU CH34 High-Impedance POE4F add bit	MTU3 and MTU4 output disabling condition POE4F add bit

Register	Bit	RX63T (POE3)	RX66T (POE3B)
POECR4	IC3ADDMT34ZE *1	MTU CH34 High-Impedance POE8F add bit	MTU3 and MTU4 output disabling condition POE8F add bit
	IC4ADDMT34ZE *1	MTU CH34 High-Impedance POE10F add bit	MTU3 and MTU4 output disabling condition POE10F add bit
	IC5ADDMT34ZE *1	MTU CH34 High-Impedance POE11F add bit	MTU3 and MTU4 output disabling condition POE11F add bit
	IC6ADDMT34ZE *1	MTU CH34 High-Impedance POE12F add bit	MTU3 and MTU4 output disabling condition POE12F add bit
	IC8ADDMT34ZE	—	MTU3 and MTU4 output disabling condition POE9F add bit
	IC9ADDMT34ZE	—	MTU3 and MTU4 output disabling condition POE13F add bit
	IC10ADDMT34ZE	—	MTU3 and MTU4 output disabling condition POE14F add bit
	CMADOMT67ZE	MTU CH67 high-impedance CFLAG add bit	—
	IC1ADDMT67ZE	MTU CH67 high-impedance POE0F add bit	—
	IC3ADDMT67ZE	MTU CH67 high-impedance POE8F add bit	—
	IC4ADDMT67ZE	MTU CH67 high-impedance POE10F add bit	—
	IC5ADDMT67ZE	MTU CH67 high-impedance POE11F add bit	—
	IC6ADDMT67ZE	MTU CH67 high-impedance POE12F add bit	—
POECR4B	—	—	Port output enable control register 4B
POECR5	IC3ADDMT0ZE	—	MTU0 output disabling condition POE8F add bit
	IC8ADDMT0ZE	—	MTU0 output disabling condition POE9F add bit
	IC9ADDMT0ZE	—	MTU0 output disabling condition POE13F add bit
	IC10ADDMT0ZE	—	MTU0 output disabling condition POE14F add bit
POECR6	IC4ADDGPT01ZE	—	GPTW0 and GPTW1 output disabling condition POE10F add bit
	IC8ADDGPT01ZE	—	GPTW0 and GPTW1 output disabling condition POE9F add bit
	IC9ADDGPT01ZE	—	gptw0 and GPTW1 output disabling condition POE13F add bit

Register	Bit	RX63T (POE3)	RX66T (POE3B)
POECR6	IC10ADDGPT01ZE	—	GPTW0 and GPTW1 output disabling condition POE14F add bit
	CMADDGPT23ZE	GPT CH23 high-impedance CFLAG add bit	—
	IC1ADDGPT23ZE	GPT CH23 high-impedance POE0F add bit	—
	IC2ADDGPT23ZE	GPT CH23 high-impedance POE4F add bit	—
	IC3ADDGPT23ZE	GGPT CH23 high-impedance POE8F add bit	—
	IC4ADDGPT23ZE	GPT CH23 high-impedance POE10F add bit	—
	IC6ADDGPT23ZE	GPT CH23 high-impedance POE12F add bit	—
POECR6B	—	—	Port output enable control register 6B
POECR7	MTU9AZE	—	MTIOC9A pin high-impedance enable bit
	MTU9BZE	—	MTIOC9B pin high-impedance enable bit
	MTU9CZE	—	MTIOC9C pin high-impedance enable bit
	MTU9DZE	—	MTIOC9D pin high-impedance enable bit
	GPT6ABZE	GPT6ABZE high-impedance enable bit	—
	GPT7ABZE	GPT7ABZE high-impedance enable bit	—
POECR8	CMADDMT9ZE	—	MTU9 output disabling condition CFLAG add bit
	IC1ADDMT9ZE	—	MTU9 output disabling condition POE0F add bit
	IC2ADDMT9ZE	—	MTU9 output disabling condition POE4F add bit
	IC3ADDMT9ZE	—	MTU9 output disabling condition POE8F add bit
	IC4ADDMT9ZE	—	MTU9 output disabling condition POE10F add bit
	IC5ADDMT9ZE	—	MTU9 output disabling condition POE11F add bit
	IC6ADDMT9ZE	—	MTU9 output disabling condition POE12F add bit
	IC8ADDMT9ZE	—	MTU9 output disabling condition POE9F add bit
	IC9ADDMT9ZE	—	MTU9 output disabling condition POE13F add bit
	IC10ADDMT9ZE	—	MTU9 output disabling condition POE14F add bit
	CMADDGPT67ZE	GPT CH67 high-impedance CFLAG add bit	—
	IC1ADDGPT67ZE	GPT CH67 high-impedance POE0F add bit	—

Register	Bit	RX63T (POE3)	RX66T (POE3B)
POECR8	IC2ADDGPT67ZE	GPT CH67 high-impedance POE4F add bit	—
	IC3ADDGPT67ZE	GPT CH67 high-impedance POE8F add bit	—
	IC4ADDGPT67ZE	GPT CH67 high-impedance POE10F add bit	—
	IC5ADDGPT67ZE	GPT CH67 high-impedance POE11F add bit	—
POECR9	—	—	Port output enable control register 9
POECR10	—	—	Port output enable control register 10
POECR11	—	—	Port output enable control register 11
PMMCR0	—	—	Port mode mask control register 0
PMMCR1	—	—	Port mode mask control register 1
PMMCR2	—	—	Port mode mask control register 2
PMMCR3	—	—	Port mode mask control register 3
OCSR1	OSF1	Output short flag 1 [144-, 120-, 112- and 100-pin versions] This flag indicates that any one of the three pairs among P71 to P76 of two-phase MTU3 and MTU4 pins for MTU complementary PWM output or GPT0 to GPT2 pins for the GPT output to be compared has simultaneously become an active level. [64- and 48-pin versions] This flag indicates that any one of the three pairs among P71 to P76 of two-phase MTU3 and MTU4 pins or MTU6 and MTU7 pins for MTU complementary PWM output or GPT0 to GPT2 pins for the GPT output to be compared has simultaneously become an active level.	Simultaneous conduction flag 1 This flag indicates that at least one of the three pairs of two-phase output pins for MTU complementary PWM output (MTU3 and MTU4) has simultaneously become at the active level. If the output disabling control for the corresponding pins is not enabled, this flag does not become 1.

Register	Bit	RX63T (POE3)	RX66T (POE3B)
OCSR1	OSF1	[Setting condition] When any one of the three pairs of two-phase outputs has simultaneously become an active level [Clearing condition] By writing 0 to OSF1 after reading OSF1 = 1 The complementary output pins for the MTU or GPT output pins must be at the inactive level when 0 is written to the flag.	[Setting condition] • When the MTIOC3B and MTIOC3D pins simultaneously go to the active level for at least one cycle of PCLK while the value of the POECR2.MTU3BDZE bit, or either or both of the PMMCR1.MTU3BME bit and the PMMCR1.MTU3DME bits, is 1. • When the MTIOC4A and MTIOC4C pins simultaneously go to the active level for at least one cycle of PCLK while the value of the POECR2.MTU4ACZE bit, or either or both of the PMMCR1.MTU4AME bit and the PMMCR1.MTU4CME bits, is 1. • When the MTIOC4B and MTIOC4D pins simultaneously go to the active level for at least one cycle of PCLK while the value of the POECR2.MTU4BDZE bit, or either or both of the PMMCR1.MTU4BME bit and the PMMCR1.MTU4DME bits, is 1. [Clearing condition] By writing 0 to the OSF1 flag after reading OSF1 = 1 To write 0 to this flag, the inactive level needs to be output of MTU complementary PWM output pins.
OCSR2	OSF2	Output short flag 2 This flag indicates that any one of the three pairs of two-phase MTU3 and MTU4 pins or MTU6 and MTU7 pins for MTU complementary PWM output or GPT4 to GPT6 pins for the GPT output to be compared has simultaneously become an active level.	Simultaneous conduction flag 2 This flag indicates that at least one of the three pairs of two-phase output pins for MTU complementary PWM output (MTU6 and MTU7) has simultaneously become at the active level. If the output disabling control for the corresponding pins is not enabled, this flag does not become 1.

Register	Bit	RX63T (POE3)	RX66T (POE3B)
OCSR2	OSF2	[Setting condition] When any one of the three pairs of two-phase outputs has simultaneously become an active level [Clearing condition] By writing 0 to OSF2 after reading OSF2 = 1 The complementary output pins for the MTU or GPT output pins must be at the inactive level when 0 is written to the flag.	[Setting condition] • When the MTIOC6B and MTIOC6D pins simultaneously go to the active level for at least one cycle of PCLK while the value of the POECR2.MTU6BDZE bit, or either or both of the PMMCR1.MTU6BME bit and the PMMCR1.MTU6DME bits, is 1. • When the MTIOC7A and MTIOC7C pins simultaneously go to the active level for at least one cycle of PCLK while the value of the POECR2.MTU7ACZE bit, or either or both of the PMMCR1.MTU7AME bit and the PMMCR1.MTU7CME bits, is 1. • When the MTIOC7B and MTIOC7D pins simultaneously go to the active level for at least one cycle of PCLK while the value of the POECR2.MTU7BDZE bit, or either or both of the PMMCR1.MTU7BME bit and the PMMCR1.MTU7DME bits, is 1. [Clearing condition] By writing 0 to the OSF2 flag after reading OSF2 = 1 To write 0 to this flag, the inactive level needs to be output of MTU complementary PWM output pins.
OCSR3	—	—	Output level control/status register 3
OCSR4	—	—	Output level control/status register 4
OCSR5	—	—	Output level control/status register 5
POECMPFR	—	—	Port output enable comparator output detection flag register
POECMPSEL	—	—	Port output enable comparator request select register
POECMPEXm	—	—	Port output enable comparator request extended selection register m (m = 0 to 8)

Note: 1. The GPT and MTU pins are controlled by this register on the RX63T, but the GPT and MTU pins are controlled by separate registers on the RX66T.

2.20 General PWM Timer

Table 2.66 is a comparative overview of the general PWM timers, Table 2.67 is a comparison of general PWM timer registers, and Table 2.68 is a comparative listing of GTIOA and GTIOB bit settings.

Table 2.66 Comparative Overview of General PWM Timer

Item	RX63T (GPT)	RX66T (GPTW)
Function	• 16 bits × 8 channels • Up-count or down-count operation (saw waves) or up/down-count operation (triangle waves) for each counter. • Clock sources independently selectable for each channel • Two input/output pins per channel • Two output compare/input capture registers per channel • For the two output compare/input capture registers of each channel, four registers are provided as buffer registers and are capable of operating as comparison registers when buffering is not in use. • In output compare operation, buffer switching can be at crests or troughs, enabling the generation of laterally asymmetric PWM waveforms. • Registers for setting up frame cycles in each channel (with capability for generating interrupts at overflow or underflow) • Synchronizable operation of the several counters • Modes of synchronized operation (synchronized, or displaced by desired times for phase shifting) • Generation of dead times in PWM operation • Ability to start, clear, and stop counting by an external trigger • Output disable function by a dead time error, detection of short-circuited output, or comparator-detection	• 32 bits × 10 channels • Up-counting or down-counting (sawtooth waves) or up/down-counting (triangle waves) for each counter. • Clock sources independently selectable for each channel • Two I/O pins per channel • Two output compare/input capture registers per channel • For the two output compare/input capture registers of each channel, four registers are provided as buffer registers and are capable of operating as comparison registers when buffering is not in use. • In output compare operation, buffer switching can be at crests or troughs, enabling the generation of laterally asymmetric PWM waveforms. • Registers for setting up frame cycles in each channel (with capability for generating interrupts at overflow or underflow) • Simultaneous start/stop/clearing of desired channel counters • Modes of synchronized operation (synchronized, or displaced by desired times for phase shifting) • Generation of dead times in PWM operation • Operation of count start/count stop/counter clearing/up-counting/down-counting/input capture by maximum of eight ELC events based on the ELC setting • Operation of count start/count stop/counter clearing/up-counting/down-counting/input capture by detecting two input signal conditions • Operation of count start/count stop/counter clearing/up-counting/down-counting/input capture by maximum of four external triggers • Function to control output negation by requests for disabling of output from the POEG

Item		RX63T (GPT)	RX66T (GPTW)
Function		• A/D converter start trigger generation function	• A/D converter start trigger generation function • Event signals for compare match A to F and for overflow/underflow can be output to the ELC • Input capture input can select noise filter function • Bus clock: PCLKA, GPTW count reference clock: PCLKC, Frequency ratio between PCLKA and PCLKC = 1: N (N = 1/2)
		• Through combination of three counters, generation of three-phase PWM waveforms incorporating dead times • Starting, clearing, and stopping counters in response to external or internal triggers (hardware sources) • Internal trigger sources: output of the comparator detection, software, and compare match	• Through combination of three counters, generation of three-phase PWM waveforms incorporating dead times • Starting, clearing, and stopping counters in response to external or internal triggers • Internal trigger sources: output of software, and compare match
		• The frequency-divided timer module clock (PCLKA) can be used as a counter clock for measuring timing of the edges of signals produced by frequency-dividing the IWDT-dedicated clock signal (IWDTCLK) (to detect abnormal oscillation).	• Monitors the clock output from the main clock oscillator, low- and high-speed on-chip oscillators, the PLL frequency synthesizer, IWDT-dedicated on-chip oscillator, and PCLKB (refer to the Clock Frequency Accuracy Measurement Circuit (CAC) chapter.)
		• A PWM delay with an accuracy of up to 1/32 times the period of the peripheral module clock (PCLKA) can be generated to control the timing with which signals from the two PWM output pins from each of channels 0 to 3 rise and fall.	• Capable of adjusting rising/falling timing at PWM waveforms with resolution of PCLKC cycles × 1/32 for maximum of 4 channels of complementary PWM output pins (refer to the High Resolution PWM Waveform Generation Circuit (HRPWM) chapter.)
Synchronous operation	Target channels for synchronization	Synchronous operation is supported on channels 0 to 3 or channels 4 to 7.	Synchronous operation is supported on channels 0 to 9.
	Method of synchronous clear	Software source: Simultaneously setting multiple bits among GTHCCR.CCSW0 to GTHCCR.CCSW3 or GTHCCR.CCSW4 to GTHCCR.CCSW7 to 1. Hardware source: Bits GTSYNC.SYNCn[1:0] specify which channel's clear source is used as the synchronous clear source.	Software source: Simultaneously setting multiple bits in the GTCLR register to 1. Hardware source: The GTCSR register is used to set the synchronous clear source to the same clear source as the synchronous channels (either external trigger or ELC event input).

Item		RX63T (GPT)	RX66T (GPTW)
Synchronous operation	Method of synchronous start	Software source: Simultaneously setting multiple bits in the GTSTR register to 1. Hardware source: The GTHSSR and GTHSCR registers are used to set the same start source as that of the channels on which synchronous operation will start (GTETRG0/GTETRG1 input pin, comparator detection, GTIOC3A/GTIOC7A and GTIOC3B/GTIOC7B input pins, or GTIOC3A/GTIOC7A and GTIOC3B/GTIOC7B internal output (output compare)).	Software source: Simultaneously setting multiple bits in the GTSTR register to 1. Hardware source: The GTSSR register is used to set the same start source as that of the channels on which synchronous operation will start (either external trigger or ELC event input).
	Method of synchronous stop	Software source: Simultaneously setting multiple bits in the GTSTR register to 0. Hardware source: The GTHPSR and GTHSCR registers are used to set the same stop source as that of the channels on which synchronous operation will stop (GTETRG0/GTETRG1 input pin, comparator detection, GTIOC3A/GTIOC7A and GTIOC3B/GTIOC7B input pins, or GTIOC3A/GTIOC7A and GTIOC3B/GTIOC7B internal output (output compare)).	Software source: Simultaneously setting multiple bits in the GTSTP register to 1. Hardware source: The GTPSR register is used to set the same stop source as that of the channels on which synchronous operation will stop (either external trigger or ELC event input).

Table 2.67 Comparison of General PWM Timer Registers

Register	Bit	RX63T (GPT)	RX66T (GPTW)
GTWP	WP0 to WP3 (RX63T GPT.GTWP) WP4 to WP7 (RX63T GPTB.GTWP) WP (RX66T)	GPT0 to GPT3 register write disable bits GPT4 to GPT7 register write disable bits	Register write disabled bits
	STRWP	—	GTSTR.CSTRT bit write disabled bit
	STPWP	—	GTSTP.CSTOP bit write disabled bit
	CLRWP	—	GTCLR.CCLR bit write disabled bit
	CMNWP	—	Common register write disabled bit
	PRKEY[7:0]	—	GTWP key code bits
GTSTR	CST0 (RX63T GPT.GTSTR) CSTRT0(RX66T)	GPT0.GTCNT count start bit	Channel 0 count start bit
	CST1 (RX63T GPT.GTSTR) CSTRT1(RX66T)	GPT1.GTCNT count start bit	Channel 1 count start bit
	CST2 (RX63T GPT.GTSTR) CSTRT2(RX66T)	GPT2.GTCNT count start bit	Channel 2 count start bit
	CST3 (RX63T GPT.GTSTR) CSTRT3(RX66T)	GPT3.GTCNT count start bit	Channel 3 count start bit
	CST4 (RX63T GPTB.GTSTR) CSTRT4(RX66T)	GPT4.GTCNT count start bit (b0)	Channel 4 count start bit (b4)
	CST5 (RX63T GPTB.GTSTR) CSTRT5(RX66T)	GPT5.GTCNT count start bit (b1)	Channel 5 count start bit (b5)
	CST6 (RX63T GPTB.GTSTR) CSTRT6(RX66T)	GPT6.GTCNT count start bit (b2)	Channel 6 count start bit (b6)
	CST7 (RX63T GPTB.GTSTR) CSTRT7(RX66T)	GPT7.GTCNT count start bit (b3)	Channel 7 count start bit (b7)
	CSTRT8, CSTRT9	—	Channel 8 and channel 9 count start bits
GTSTP	—	—	General PWM timer software stop register

Register	Bit	RX63T (GPT)	RX66T (GPTW)
GTHSCR	—	General PWM timer hardware source start control register	—
GTHCCR	—	General PWM timer hardware source clear control register	—
GTCLR	—	—	General PWM timer software clear register
GTHSSR	—	General PWM timer hardware start source select register	—
GTSSR	—	—	General PWM timer start source select register
GTHPSR	—	General PWM timer hardware stop/clear source select register	—
GTPSR	—	—	General PWM timer stop source select register
GTCSR	—	—	General PWM timer clear source select register
GTUPSR	—	—	General PWM timer count-up source select register
GTDNSR	—	—	General PWM timer count-down source select register
GTICASR	—	—	General PWM timer input capture source select register A
GTICBSR	—	—	General PWM timer input capture source select register B
GTSYNC	—	General PWM timer sync register	—
GTETINT	—	General PWM timer external trigger input interrupt register	—
GTBDR	—	General PWM timer buffer operation disable register	—
GTSWP	—	General PWM timer start write-protection register	—
LCCR	—	LOCO count control register	—
LCST	—	LOCO count status register	—
LCNT	—	LOCO count value register	—
LCNTA	—	LOCO count result average register	—
LCNTn	—	LOCO count result register n (n = 0 to 15)	—
LCNTDU, LCNTDL	—	LOCO count upper/lower permissible deviation register	—
GTCR	CST	—	Count start bit
	ICDS	—	Input capture operation select at count stop bit
	MD[2:0]	Mode select bits (b2 to b0)	Mode select bits (b18 to b16)

Register	Bit	RX63T (GPT)	RX66T (GPTW)
GTCR	TPCS[1:0] (RX63T) TPCS[3:0] (RX66T)	Timer prescaler select bits (b9, b8) b9 b8 0 0: PCLKA (timer module clock) 0 1: PCLKA/2 (timer module clock/2) 1 0: PCLKA/4 (timer module clock/4) 1 1: PCLKA/8 (timer module clock/8)	Timer prescaler select bits (b26 to b23) b26 b23 0 0 0 0: PCLKC 0 0 0 1: PCLKC/2 0 0 1 0: PCLKC/4 0 0 1 1: PCLKC/8 0 1 0 0: PCLKC/16 0 1 0 1: PCLKC/32 0 1 1 0: PCLKC/64 0 1 1 1: Setting prohibited 1 0 0 0: PCLKC/256 1 0 0 1: Setting prohibited 1 0 1 0: PCLKC/1024 1 0 1 1: Setting prohibited 1 1 0 0: GTETRGA (via the POEG) 1 1 0 1: GTETRGB (via the POEG) 1 1 1 0: GTETRGC (via the POEG) 1 1 1 1: GTETRGD (via the POEG)
	CCLR[1:0]	Counter clear source select bits	—
GTUDC	—	General PWM timer count direction register	—
GTUDDTYC	—	—	General PWM timer count direction and duty setting register
GTIOR	GTIOA[5:0] (RX63T) GTIOA[4:0] (RX66T)	GTIOCnA pin function select bits (b5 to b0) Refer to Table 2.68 for details.	GTIOCnA pin function select bits (b4 to b0) Refer to Table 2.68 for details.
	OAE	—	GTIOCnA pin output enable bit
	OADF[1:0]	—	GTIOCnA pin negate value setting bits
	NFAEN	—	GTIOCnA pin input noise filter enable bit
	NFCSA[1:0]	—	GTIOCnA pin input noise filter sampling clock select bits
	GTIOB[5:0] (RX63T) GTIOB[4:0] (RX66T)	GTIOCnB pin function select bits (b13 to b8) Refer to Table 2.68 for details.	GTIOCnB pin function select bits (b20 to b16) Refer to Table 2.68 for details.
	OBDFLT	Output value at GTIOCnB pin count stop bit (b14)	GTIOCnB pin output value setting at the count stop bit (b22)
	OBHLD	Output retain at GTIOCnB pin count start/stop bit (b15)	GTIOCnB pin output retention at the start/stop count bit (b23)

Register	Bit	RX63T (GPT)	RX66T (GPTW)
GTIOR	OBE	—	GTIOCnB pin output enable bit
	OBDF[1:0]	—	GTIOCnB pin negate value setting bits
	NFBEN	—	GTIOCnB pin input noise filter enable bit
	NFCSB[1:0]	—	GTIOCnB pin input noise filter sampling clock select bits
GTINTAD	EINT	Dead time error interrupt enable bit	—
	ADTRAUEN	GTADTRA compare match (up-counting) A/D converter start request enable bit (b12)	GTADTRA register compare match (up-counting) A/D converter start request enable bit (b16)
	ADTRADEN	GTADTRA compare match (down-counting) A/D converter start request enable bit (b13)	GTADTRA register compare match (down-counting) A/D converter start request enable bit (b17)
	ADTRBUEN	GTADTRB compare match (Up-counting) A/D converter start request enable bit (b14)	GTADTRB register compare match (up-counting) A/D converter start request enable bit (b18)
	ADTRBDEN	GTADTRB compare match (down-counting) A/D converter start request enable bit (b15)	GTADTRB register compare match (down-counting) A/D converter start request enable bit (b19)
	GRP[1:0]	—	Output stop group select bits
	GRPDTE	—	Dead time error output stop detection enable bit
	GRPABH	—	Simultaneous high output stop detection enable bit
	GRPABL	—	Simultaneous low output stop detection enable bit
GTST	TCFA	Input capture/compare match flag A	—
	TCFB	Input capture/compare match flag B	—
	TCFC to TCFF	Compare match flag C to F	—
	TCFPO	Overflow flag	—
	TCFPU	Underflow flag	—
	ITCNT[2:0]	GTCIV interrupt skipping count counter	GTCIV/GTCIU interrupt skipping count counter
	DTEF	Dead time error flag (b11)	Dead time error flag (b28)
	ADTRAUF	—	GTADTRA register compare match (up-counting) A/D converter start request flag
	ADTRADF	—	GTADTRA register compare match (down-counting) A/D converter start request flag
	ADTRBUF	—	GTADTRB register compare match (up-counting) A/D converter start request flag
	ADTRBDF	—	GTADTRB register compare match (down-counting) A/D converter start request flag

Register	Bit	RX63T (GPT)	RX66T (GPTW)
GTST	ODF	—	Output stop request flag
	OABHF	—	Simultaneous high output flag
	OABLF	—	Simultaneous low output flag
GTBER	BD[0]	—	GTCCRA/GTCCRB registers buffer operation disable bit
	BD[1]	—	GTPR register buffer operation disable bit
	BD[2]	—	GTADTRA/GTADTRB registers buffer operation disable bit
	BD[3]	—	GTDVU/GTDVD registers buffer operation disable bit
	DBRTECA	—	GTCCRA register double buffer repeat operation enable bit
	DBRTECB	—	GTCCRB register double buffer repeat operation enable bit
	CCRA[1:0]	GTCCRA buffer operation bits (b1, b0)	GTCCRA register buffer operation bits (b17, 16)
	CCRB[1:0]	GTCCRB buffer operation bits (b3, b2)	GTCCRB register buffer operation bits (b19, 18)
	PR[1:0]	GTPR buffer operation bits (b5, b4)	GTPR register buffer operation bits (b21, b20)
	CCRSWT	GTCCRA and GTCCRB forcible buffer operation bit (b6)	GTCCRA and GTCCRB registers forcible buffer operation bit (b22)
	ADTTA[1:0]	GTADTRA buffer transfer timing select bits (b9, b8)	GTADTRA register buffer transfer timing select bits (b25, b24)
	ADTDA	GTADTRA double buffer operation bit (b10)	GTADTRA register double buffer operation bit (b26)
	ADTTB[1:0]	GTADTRB buffer transfer timing select bits (b13, b12)	GTADTRB register buffer transfer timing select bits (b29, b28)
	ADTDB	GTADTRB double buffer operation bit (b14)	GTADTRB register double buffer operation bit (b30)
GTITC	IVTC[1:0]	GTCIV interrupt skipping function select bits	GTCIV/GTCIU interrupt skipping function select bits
	IVTT[2:0]	GTCIV interrupt skipping count select bits	GTCIV/GTCIU interrupt skipping count select bits
GTCNT	—	General PWM timer counter GTCNT is a 16-bit readable/writable counter. GTCNT should always be accessed in 16-bits. Access in 8-bit units is prohibited.	General PWM timer counter The GTCNT counter is a 32-bit readable/writable counter. Access in 8-bit or 16-bit units to the GTCNT counter is prohibited, and it should be accessed in 32-bit units. Set the range of the GTCNT counter within the range of 0 ≤ GTCNT counter ≤ GTPR register.

Register	Bit	RX63T (GPT)	RX66T (GPTW)
GTCCRm	—	General PWM timer compare capture register m (m = A to F) GTCCRm registers are 16-bit readable/writable registers.	General PWM timer compare capture register m (m = A to F) The GTCCRm register is a 32-bit readable/writable register. Access in 8-bit or 16-bit units to the GTCCRm register is prohibited, and it should be accessed in 32-bit units.
GTPR	—	General PWM timer cycle setting register GTPR is a 16-bit readable/writable register.	General PWM timer period setting register The GTPR register is a 32-bit readable/writable register. Access in 8-bit or 16-bit units to the GTPR register is prohibited, and it should be accessed in 32-bit units.
GTPBR	—	General PWM timer cycle setting buffer register GTPBR is a 16-bit readable/writable register.	General PWM timer period setting buffer register The GTPBR register is a 32-bit readable/writable register. Access in 8-bit or 16-bit units to the GTPBR register is prohibited, and it should be accessed in 32-bit units.
GTPDBR	—	General PWM timer cycle setting double-buffer register GTPDBR is a 16-bit readable/writable register.	General PWM timer period setting double-buffer register The GTPDBR register is a 32-bit readable/writable register. Access in 8-bit or 16-bit units to the GTPDBR register is prohibited, and it should be accessed in 32-bit units.
GTADTRm	—	A/D converter start request timing register m (m = A, B) GTADTRm registers are 16-bit readable/writable registers. GTADTRm should always be accessed in 16-bit units. Access in 8-bit units is prohibited.	A/D converter start request timing register m (m = A, B) The GTADTRm register is 32-bit readable/writable register. Access in 8-bit or 16-bit units to the GTADTRm register is prohibited, and it should be accessed in 32-bit units.

Register	Bit	RX63T (GPT)	RX66T (GPTW)
GTADTBRm	—	A/D converter start request timing buffer register m (m = A, B) GTADTBRm registers are 16-bit readable/writable registers GTADTBRm should always be accessed in 16-bit units. Access in 8-bit units is prohibited.	A/D converter start request timing buffer register m (m = A, B) The GTADTBRm register is 32-bit readable/writable register. Access in 8-bit or 16-bit units to the GTADTBRm register is prohibited, and it should be accessed in 32-bit units.
GTADTDBRm	—	A/D converter start request timing double-buffer register m (m = A, B) GTADTDBRm registers are 16-bit readable/writable registers. GTADTDBRm should always be accessed in 16-bit units. Access in 8-bit units is prohibited.	A/D converter start request timing double-buffer register m (m = A, B) The GTADTDBRm register is 32-bit readable/writable register. Access in 8-bit or 16-bit units to the GTADTDBRm register is prohibited, and it should be accessed in 32-bit units.
GTDVm	—	General PWM timer dead time value register m (m = U, D) GTDVm is a 16-bit readable/writable register. GTDVm should always be accessed in 16-bit units. Access in 8-bit units is prohibited.	General PWM timer dead time value register m (m = U, D) The GTDVm register is 32-bit readable/writable register Access in 8-bit or 16-bit units to the GTDVm register is prohibited, and it should be accessed in 32-bit units.
GTDBm	—	General PWM timer dead time buffer register m (m = U, D) GTDBm is a 16-bit readable/writable register. GTDBm should always be accessed in 16-bit units. Access in 8-bit units is prohibited.	General PWM timer dead time value buffer register m (m = U, D) The GTDBm register is 32-bit readable/writable register. Access in 8-bit or 16-bit units to the GTDBm register is prohibited, and it should be accessed in 32-bit units.
GTONCR	—	General PWM timer output negate control register	—
GTADSMR	—	—	General PWM timer A/D converter start request signal monitoring register
GTEITC	—	—	General PWM timer extended interrupt skipping counter control register
GTEITLI1	—	—	General PWM timer extended interrupt skipping setting register 1
GTEITLI2	—	—	General PWM timer extended interrupt skipping setting register 2

Register	Bit	RX63T (GPT)	RX66T (GPTW)
GTEITLB	—	—	General PWM timer extended buffer transfer skipping setting register
GTSECSR	—	—	General PWM timer operation enable bit simultaneous control channel select register
GTSECR	—	—	General PWM timer operation enable bit simultaneous control register
GTDLYCR	—	PWM output delay control register	—
GTDLYRA	—	GTIOC rising output delay register	—
GTDLYFA	—	GTIOCA falling output delay register	—
GTDLYRB	—	GTIOCB rising output delay register	—
GTDLYFB	—	GTIOCB falling output delay register	—

Table 2.68 Comparative Listing of GTIOA and GTIOB Bit Settings

Bit	RX63T (GPT) GTIOA/GTIOB[5:0] Bits	RX66T (GPTW) GTIOA/GTIOB[4:0] Bits
b5	0: Compare match 1: Input capture	—
b4	• When b5 = 0 0: Initial output is low-level 1: Initial output is high-level • When b5 = 1 x: Don't care	0: Initial output is low-level 1: Initial output is high-level
b3, b2	• When b5 = 0 0 0: Output retained at cycle end 0 1: Low-level output at cycle end 1 0: High-level output at cycle end 1 1: Toggle output at cycle end • When b5 = 1 x: Don't care	0 0: Output retained at cycle end 0 1: Low-level output at cycle end 1 0: High-level output at cycle end 1 1: Toggle output at cycle end
b1, b0	• When b5 = 0 0 0: Output retained at GPTn.GTCCRA/GPTn.GTCCRB compare match 0 1: Low-level output at GPTn.GTCCRA/GPTn.GTCCRB compare match 1 0: High-level output at GPTn.GTCCRA/GPTn.GTCCRB compare match 1 1: Toggle output at GPTn.GTCCRA/GPTn.GTCCRB compare match • When b5 = 1 0 0: Input capture at rising edge 0 1: Input capture at falling edge 1 0: Input capture at both edges 1 1: Input capture at both edges	0 0: Output retained at GTCCRA/GTCCRB register compare match 0 1: Low-level output at GTCCRA/GTCCRB register compare match 1 0: High-level output at GTCCRA/GTCCRB register compare match 1 1: Toggle output at GTCCRA/GTCCRB register compare match

2.21 Compare Match Timer

Table 2.69 is a comparative overview of compare match timer.

Table 2.69 Comparative Overview of Compare Match Timer

Item	RX63T (CMT)	RX66T (CMT)
Count clocks	Four frequency dividing clocks: One clock from PCLK/8 clock, PCLK/32 clock, PCLK/128 clock, and PCLK/512 clock can be selected individually for each channel.	Four frequency dividing clocks: One clock from PCLK/8, PCLK/32, PCLK/128, and PCLK/512 can be selected for each channel.
Interrupt	A compare match interrupt can be requested individually for each channel.	A compare match interrupt can be requested for each channel.
Event link function (output)	—	An event signal is output upon a CMT1 compare match.
Event link function (input)	—	• Linking to the specified module is possible. • CMT1 count start, event counter, or count restart operation is possible.
Low power consumption function	Each unit can be placed in a module-stop state.	Each unit can be placed in a module stop state.

2.22 Watchdog Timer

Table 2.70 is a comparative overview of watchdog timers, and Table 2.71 is a comparison of watchdog timer registers.

Table 2.70 Comparative Overview of Watchdog Timers

Item	RX63T (WDTA)	RX66T (WDTA)
Count source	Peripheral clock (PCLK)	Peripheral module clock (PCLK)
Clock division ratio	Divide by 4, 64, 128, 512, 2,048, or 8,192	Divide by 4, 64, 128, 512, 2048, or 8192
Counter operation	Counting down using a 14-bit down-counter	Counting down using a 14-bit down-counter
Conditions for starting the counter	• Counting automatically starts after a reset (auto-start mode) • Counting is started by refreshing the WDTRR register (writing 00h and then FFh) (register start mode)	• Auto-start mode: Counting automatically starts after a reset is released • Register start mode: Counting is started by refresh operation (writing 00h and then FFh to the WDTRR register)
Conditions for stopping the counter	• Pin reset (the down-counter and registers return to their initial values) • A counter underflows or a refresh error is generated • Count restarts automatically in auto-start mode, or by refreshing the counter in register start mode.	• Reset (the down-counter and other registers return to their initial values) • In low power consumption states • A counter underflows or a refresh error occurs (only in register start mode)
Window function	Window start and end positions can be specified (refresh-permitted and refresh-prohibited periods)	Window start and end positions can be specified (refresh-permitted and refresh-prohibited periods)
Watchdog timer reset sources	• Down-counter underflows • Refreshing outside the refresh-permitted period (refresh error)	• Down-counter underflows • Refreshing outside the refresh-permitted period (refresh error)
Non-maskable interrupt/interrupt sources	• A non-maskable interrupt (WUNI) is generated by an underflow of the down-counter • When refreshing is done outside the refresh-permitted period (refresh error)	• A non-maskable interrupt or interrupt (WUNI) is generated by an underflow of the down-counter. • Refreshing outside the refresh-permitted period (refresh error)
Reading the counter value	The down-counter value can be read by the WDTSR register.	The down-counter value can be read by the WDTSR register.
Output signal (internal signal)	• Reset output • Non-maskable interrupt request output	• Reset output • Non-maskable interrupt request output • Interrupt request output

Item	RX63T (WDTA)	RX66T (WDTA)
Auto-start mode (controlled by the option function select register 0 (OFS0))	• Selecting the clock frequency division ratio after a reset (OFS0.WDTCKS[3:0] bits) • Selecting the time-out period of the watchdog timer (OFS0.WDTTOPS[1:0] bits) • Selecting the window start position in the watchdog timer (OFS0.WDTRPSS[1:0] bits) • Selecting the window end position in the watchdog timer (OFS0.WDTRPES[1:0] bits) • Selecting the reset output or interrupt request output (OFS0.WDTRSTIRQS bit)	• Selecting the clock frequency division ratio after a reset (OFS0.WDTCKS[3:0] bits) • Selecting the time-out period of the watchdog timer (OFS0.WDTTOPS[1:0] bits) • Selecting the window start position in the watchdog timer (OFS0.WDTRPSS[1:0] bits) • Selecting the window end position in the watchdog timer (OFS0.WDTRPES[1:0] bits) • Selecting the reset output or interrupt request output (OFS0.WDTRSTIRQS bit)
Register start mode (controlled by the WDT registers)	• Selecting the clock frequency division ratio after refreshing (WDTCR.CKS[3:0] bits) • Selecting the time-out period of the watchdog timer (WDTCR.TOPS[1:0] bits) • Selecting the window start position in the watchdog timer (WDTCR.RPSS[1:0] bits) • Selecting the window end position in the watchdog timer (WDTCR.RPES[1:0] bits) • Selecting the reset output or interrupt request output (WDTRCR.RSTIRQS bit)	• Selecting the clock frequency division ratio after refreshing (WDTCR.CKS[3:0] bits) • Selecting the time-out period of the watchdog timer (WDTCR.TOPS[1:0] bits) • Selecting the window start position in the watchdog timer (WDTCR.RPSS[1:0] bits) • Selecting the window end position in the watchdog timer (WDTCR.RPES[1:0] bits) • Selecting the reset output or interrupt request output (WDTRCR.RSTIRQS bit)

Table 2.71 Comparison of Watchdog Timer Registers

Register	Bit	RX63T (WDTA)	RX66T (WDTA)
WDTRCR	RSTIRQS	Reset Interrupt Request Selection 0: Non-maskable interrupt request output is enabled 1: Reset output is enabled	Reset Interrupt Request Selection 0: Non-maskable interrupt request or interrupt request output is enabled*1 1: Reset output is enabled

Note: 1. When the value of the NMIER.WDTEN bit is 1 non-maskable interrupts, and when it is 0 maskable interrupts, are generated.

2.23 Independent Watchdog Timer

Table 2.72 is a comparative overview of independent watchdog timers, and Table 2.73 is a comparison of independent watchdog timer registers.

Table 2.72 Comparative Overview of Independent Watchdog Timers

Item	RX63T (IWDTa)	RX66T (IWDTa)
Count source	IWDT-dedicated clock (IWDTCLK)	IWDT-dedicated clock (IWDTCLK)
Clock divide ratio	Division by 1, 16, 32, 64, 128, or 256	Divide by 1, 16, 32, 64, 128, or 256
Counter operation	Counting down using a 14-bit down-counter	Counting down using a 14-bit down-counter
Conditions for starting the counter	• Counting automatically starts after a reset (auto-start mode) • Counting is started by refreshing the IWDTRR register (writing 00h and then FFh) (register start mode)	• Auto-start mode: Counting automatically starts after a reset is released • Register start mode: Counting is started by refresh operation (writing 00h and then FFh to the IWDTRR register).
Conditions for stopping the counter	• Pin reset (the down-counter and other registers return to their initial values) • In low power consumption states (depends on the register setting) • A counter underflows or a refresh error is generated • Count restarts automatically in auto-start mode, or by refreshing the counter in register start mode	• Reset (the down-counter and other registers return to their initial values) • In low power consumption states (depends on the register setting) • A counter underflows or a refresh error occurs (only in register start mode)
Window function	Window start and end positions can be specified (refresh-permitted and refresh-prohibited periods)	Window start and end positions can be specified (refresh-permitted and refresh-prohibited periods)
Reset output sources	• Down-counter underflows • Refreshing outside the refresh-permitted period (refresh error)	• Down-counter underflows • Refreshing outside the refresh-permitted period (refresh error)
Non-maskable interrupt/interrupt sources	• A non-maskable interrupt (WUNI) is generated by an underflow of the down-counter • Refreshing outside the refresh-permitted period (refresh error)	• A non-maskable interrupt or interrupt (WUNI) is generated by an underflow of the down-counter. • Refreshing outside the refresh-permitted period (refresh error)
Reading the counter value	The value of the down-counter can be determined by reading the IWDTSR register.	The down-counter value can be read by the IWDTSR register.
Output signal (internal signal)	• Reset output • Interrupt request output • Sleep mode count stop control output	• Reset output • Interrupt request output • Sleep mode count stop control output
Event link function (output)	—	• Down-counter underflow event output • Refresh error event output

Item	RX63T (IWDTa)	RX66T (IWDTa)
Auto-start mode (controlled by option function select register 0 (OFS0))	• Selecting the clock frequency division ratio after a reset (OFS0.IWDTCKS[3:0] bits) • Selecting the time-out period of the watchdog timer (OFS0.IWDTTOPS[1:0] bits) • Selecting the window start position in the watchdog timer (OFS0.IWDTRPSS[1:0] bits) • Selecting the window end position in the watchdog timer (OFS0.IWDTRPES[1:0] bits) • Selecting the reset output or interrupt request output (OFS0.IWDTRSTIRQS bit) • Selecting the down-count stop function at transition to sleep mode, software standby mode, deep software standby mode, or all-module clock stop mode (OFS0.IWDTSLCSTP bit)	• Selecting the clock frequency divide ratio after a reset (OFS0.IWDTCKS[3:0] bits) • Selecting the timeout period of the independent watchdog timer (OFS0.IWDTTOPS[1:0] bits) • Selecting the window start position in the independent watchdog timer (OFS0.IWDTRPSS[1:0] bits) • Selecting the window end position in the independent watchdog timer (OFS0.IWDTRPES[1:0] bits) • Selecting the reset output or interrupt request output (OFS0.IWDTRSTIRQS bit) • Selecting the down-count stop function at transition to sleep mode, software standby mode, deep software standby mode, or all-module clock stop mode (OFS0.IWDTSLCSTP bit)
Register start mode (controlled by the IWDT registers)	• Selecting the clock frequency division ratio after refreshing (IWDTCR.CKS[3:0] bits) • Selecting the time-out period of the watchdog timer (IWDTCR.TOPS[1:0] bits) • Selecting the window start position in the watchdog timer (IWDTCR.RPSS[1:0] bits) • Selecting the window end position in the watchdog timer (IWDTCR.RPES[1:0] bits) • Selecting the reset output or interrupt request output (IWDTRCR.RSTIRQS bit) • Selecting the down-count stop function at transition to sleep mode, software standby mode, deep software standby mode, or all-module clock stop mode (IWDTCSTPR.SLCSTP bit)	• Selecting the clock frequency divide ratio after refreshing (IWDTCR.CKS[3:0] bits) • Selecting the timeout period of the independent watchdog timer (IWDTCR.TOPS[1:0] bits) • Selecting the window start position in the independent watchdog timer (IWDTCR.RPSS[1:0] bits) • Selecting the window end position in the independent watchdog timer (IWDTCR.RPES[1:0] bits) • Selecting the reset output or interrupt request output (IWDTRCR.RSTIRQS bit) • Selecting the down-count stop function at transition to sleep mode, software standby mode, deep software standby mode, or all-module clock stop mode (IWDTCSTPR.SLCSTP bit)

Table 2.73 Comparison of Independent Watchdog Timer Registers

Register	Bit	RX63T (IWDTa)	RX66T (IWDTa)
IWDTRCR	RSTIRQS	Reset Interrupt Request Selection 0: Non-maskable interrupt request output is enabled 1: Reset output is enabled	Reset Interrupt Request Select 0: Non-maskable interrupt request or interrupt request output is enabled.*1 1: Reset output is enabled.

Note: 1. When the value of the NMIER.IWDTEN bit is 1 non-maskable interrupts, and when it is 0 maskable interrupts, are generated.

2.24 USB 2.0 FS Host/Function Module

Table 2.74 is a comparative overview of USB 2.0 FS Host/Function module, and Table 2.75 is a comparison of USB 2.0 FS Host/Function module registers.

Table 2.74 Comparative Overview of USB 2.0 FS Host/Function Module

Item	RX63T (USBa)	RX66T (USBb)
Features	• USB Device Controller (UDC) and transceiver for USB2.0 are incorporated. — One port is provided. — USB0 operates as a host controller or function controller, or in the OTG roles. • Software can switch between the host controller and function controller (can be switched by software). • Self-power mode or bus-power mode can be selected. • OTG (On-The-Go) is supported.	• USB Device Controller (UDC) and transceiver for USB 2.0 are incorporated. — Host controller, function controller, and On-The-Go (OTG) are supported (one channel) • The host controller and the function controller can be switched by software. • Self-power mode or bus power mode can be selected. • OTG (On-The-Go) is supported.
	When host controller operation is selected: • Full-speed transfer (12 Mbps) is supported*1 • Communications with multiple peripheral devices connected via a single HUB • Automatic scheduling for SOF and packet transmissions • Programmable intervals for isochronous and interrupt transfers	When the host controller is selected: • Full-speed transfer (12 Mbps) and low-speed transfer (1.5 Mbps) are supported • Multiple peripheral devices can be connected for communication via a one-stage hub. • Automatic scheduling for SOF and packet transmissions • Programmable intervals for isochronous and interrupt transfers
	When function controller operation is selected: • Full-speed transfer (12 Mbps) is supported*1 • Control transfer stage control function • Device state control function • Auto response function for SET_ADDRESS request • SOF recovery function	When the function controller is selected: • Full-speed transfer (12 Mbps) is supported*1 • Control transfer stage control function • Device state control function • Auto response function for SET_ADDRESS request • SOF interpolation function
Communication data transfer type	• Control transfer • Bulk transfer • Interrupt transfer • Isochronous transfer	• Control transfer • Bulk transfer • Interrupt transfer • Isochronous transfer
Internal bus interface	Connected to internal peripheral bus 3	Connected to internal peripheral bus 3

Item	RX63T (USBa)	RX66T (USBb)
Pipe configuration	• Buffer memory for USB communication is provided. • Up to ten pipes can be selected (including the default control pipe). • Endpoint numbers can be assigned flexibly to PIPE1 to PIPE9. • Transfer conditions that can be set for each pipe: — PIPE0: Control transfer only (default control pipe: DPC) Buffer size: 8, 16, 32, or 64 bytes (single buffer) — PIPE1 and PIPE2: Bulk transfer or isochronous transfer Buffer size: 8, 16, 32, or 64 bytes for bulk transfer or 1 to 256 bytes for isochronous transfer (double buffer can be specified) — PIPE3 to PIPE5: Bulk transfer only Buffer size: 8, 16, 32, or 64 bytes (double buffer can be specified) — PIPE6 to PIPE9: Interrupt transfer only Buffer size: 1 to 64 bytes (single buffer)	• Buffer memory for USB communication is provided. • Up to 10 pipes can be selected (including the default control pipe). • PIPE1 to PIPE9 can be assigned any endpoint number. • Transfer conditions that can be set for each pipe: — PIPE0: Control transfer, 64-byte single buffer — PIPE1 and PIPE2: 64-byte double buffer can be specified for bulk transfer 256-byte double buffer for isochronous transfer — PIPE3 to PIPE5: Bulk transfer, 64-byte double buffer — PIPE6 to PIPE9: Interrupt transfer, 64-byte single buffer
Others	• Reception ending function using transaction count • Function that changes the BRDY interrupt event notification timing (BFRE) • Function that automatically clears the buffer memory after the data for the pipe specified at the DnFIFO (n = 0, 1) port has been read (DCLRM) • NAK setting function for response PID generated by end of transfer (SHTNAK)	• Reception ending function using transaction count • Function that changes the BRDY interrupt event notification timing (BFRE) • Function that automatically clears the buffer memory after the data for the pipe specified at the DnFIFO (n = 0, 1) port has been read (DCLRM) • NAK setting function for response PID generated by end of transfer (SHTNAK) • On-chip pull-up and pull-down resistors of D+/D–
Low power consumption function	Module stop state can be set.	Module stop state can be set.

Note: 1. Low-speed transfer (1.5 Mbps) is not supported.

Table 2.75 Comparison of USB 2.0 FS Host/Function Module Registers

Register	Bit	RX63T (USBa)	RX66T (USBb)
DVSTCTR0	RHST[2:0]	USB bus reset status bits • When the host controller function is selected b2 b0 0 0 0: Communication speed not determined (powered state or no connection) 1 x x: USB bus reset in progress 0 0 1: Low-speed connection*1 0 1 0: Full-speed connection • When the function controller function is selected b2 b0 0 0 0: Communication speed not determined 0 1 0: USB bus reset in progress or full-speed connection	USB bus reset status flag • When the host controller is selected b2 b0 0 0 0: Communication speed not determined (powered state or no connection) 1 x x: USB bus reset in progress 0 0 1: Low-speed connection 0 1 0: Full-speed connection • When the function controller is selected b2 b0 0 0 0: Communication speed not determined 0 0 1: USB bus reset in progress 0 1 0: USB bus reset in progress or full-speed connection
SOFCFG	TRNENSEL	—	Transaction-enabled time select bit
PHYSLEW	—	—	PHY cross point adjustment register
DVCHGR	—	Device state change register	—
USBADDR	—	USB address register	—
DEVADDn (n = 0 to 5)	USBSPD[1:0]	Transfer speed of communication target device bits b7 b6 0 0: DEVADDn register not used 0 1: Setting prohibited 1 0: Full speed 1 1: Setting prohibited	Transfer speed of communication target device bits b7 b6 0 0: DEVADDn register not used 0 1: Low speed 1 0: Full speed 1 1: Setting prohibited

Note: 1. The USB controller does not support communications with a low-speed device. When this value is read, abnormal connection processing should be executed in a higher application.

2.25 Serial Communications Interface

Table 2.76 is a comparative overview of the serial communications interfaces, Table 2.77 is a comparative listing of serial communications interface channels, and Table 2.78 is a comparison of serial communications interface registers.

Table 2.76 Comparative Overview of Serial Communications Interfaces

Item		RX63T (SCIc, SCId)	RX66T (SCIj, SCIi, SCIh)
Serial communications mode		• Asynchronous operation • Clock synchronous operation • Smart card interface • Simple I²C-bus • Simple SPI bus	• Asynchronous • Clock synchronous • Smart card interface • Simple I²C-bus • Simple SPI bus
Transfer speed		Bit rate specifiable with on-chip baud rate generator.	Bit rate specifiable with the on-chip baud rate generator.
Full-duplex communication		• Transmitter: Enables continuous transmission by double-buffering. • Receiver: Enables continuous reception by double-buffering.	• Transmitter: Continuous transmission possible using double-buffer structure. • Receiver: Continuous reception possible using double-buffer structure.
Data transfer		Selectable as LSB-first or MSB-first transfer	Selectable as LSB first or MSB first transfer
Interrupt sources		• Transmit-end, transmit-data-empty, receive-data-full, and receive error • Completion of generation of a start condition, restart condition, or stop condition (for simple I²C mode)	• Transmit end, transmit data empty, receive data full, receive error, receive data ready (SCI11), and data match (SCI1, SCI5, SCI6, SCI8, SCI9, SCI11) • Completion of generation of a start condition, restart condition, or stop condition (for simple I²C mode)
Low power consumption function		Module-stop state can be set for each channel.	Module stop state can be set for each channel.
Asynchronous mode	Data length	7 or 8 bits	7, 8, or 9 bits
	Transmission stop bits	1 or 2 bits	1 or 2 bits
	Parity	Even, odd, or none	Even parity, odd parity, or no parity
	Receive error detection function	Parity, overrun, and framing errors	Parity, overrun, and framing errors
	Hardware flow control	CTSn and RTSn pins can be used in transfer control.	CTSn# and RTSn# pins can be used in controlling transmission/ reception
	Transmit/ receive FIFO	—	16-stage FIFOs for transmit and receive buffers (SCI11)
	Data match detection	—	Compares receive data and comparison data, and generates interrupt when they are matched (SCI1, SCI5, SCI6, SCI8, SCI9, SCI11)
	Start-bit detection	—	Low level or falling edge is selectable.

Item		RX63T (SCIc, SCId)	RX66T (SCIj, SCIi, SCIh)
Asynchronous mode	Break detection	Break can be detected by reading RXDn pin level directly in case of a framing error	When a framing error occurs, a break can be detected by reading the RXDn pin level directly or reading the SPTR.RXDMON flag.
	Clock source	• Selectable from internal or external clock • Enables transfer rate clock input from MTU3	• An internal or external clock can be selected. • Transfer rate clock input from the TMR can be used. (SCI5, SCI6, SCI12)
	Double-speed mode	—	Baud rate generator double-speed mode is selectable.
	Multi-processor communications function	Serial communication among multiple processors	Serial communication among multiple processors
	Noise cancellation	The signal paths from input on the RXDn pins incorporate digital noise filters.	The signal paths from input on the RXDn pins incorporate digital noise filters.
Clock synchronous mode	Data length	8 bits	8 bits
	Receive error detection	Overrun errors	Overrun error
	Hardware flow control	CTSn and RTSn pins can be used in transfer control.	CTSn# and RTSn# pins can be used in controlling transmission/ reception.
	Transmit/ receive FIFO	—	16-stage FIFOs for transmit and receive buffers (SCI11)
Smart card interface mode	Error processing	• An error signal can be automatically transmitted on detection of a parity error during reception • Data can be automatically re-transmitted on receiving an error signal during transmission	• An error signal can be automatically transmitted when detecting a parity error during reception • Data can be automatically retransmitted when receiving an error signal during transmission
	Data type	Both direct convention and inverse convention are supported.	Both direct convention and inverse convention are supported.
Simple I^2C mode	Communication format	I^2C-bus format	I^2C-bus format
	Operating mode	Master (single-master operation only)	Master (single-master operation only)
	Transfer speed	• Fast mode is supported (Bit Rate Register (BRR) for details on setting the transfer rate). (SCI0 to SCI3) • Up to 384 kbps (SCI12)	• Fast mode is supported (refer to Bit Rate Register (BRR) to set the transfer rate)
	Noise cancellation	The signal paths from input on the SSCLn and SSDAn pins incorporate digital noise filters, and the interval for noise cancellation is adjustable.	The signal paths from input on the SSCLn and SSDAn pins incorporate digital noise filters, and the interval for noise cancellation is adjustable.

Item		RX63T (SCIc, SCId)	RX66T (SCIj, SCIi, SCIh)
Simple SPI bus	Data length	Eight bits	8 bits
	Detection of errors	Overrun errors	Overrun error
	SS input pin function	Applying the high level to the SS# pin can cause the output pins to enter the high-impedance state.	Applying the high level to the SSn# pin can cause the output pins to enter the high-impedance state.
	Clock settings	Four kinds of settings for clock phase and clock sense are selectable.	Four kinds of settings for clock phase and clock polarity are selectable.
Event link function (supported by SCI5 only)		—	• Error (receive error or error signal detection) event output • Receive data full event output • Transmit data empty event output • Transmit end event output
Extended serial mode (supported by SCI 12 only)	Start frame transmission	• Output of a low level as the Break Field over a specified width and generation of interrupts on completion • Detection of bus collisions and the generation of interrupts on detection	• Output of a low level as the Break Field over a specified width and generation of interrupts on completion • Detection of bus collisions and the generation of interrupts on detection
	Start frame reception	• Detection of the Break Field low width and generation of an interrupt on detection • Comparison of Control Fields 0 and 1 and generation of an interrupt when the two match • Two kinds of data for comparison (primary and secondary) can be set in Control Field 1. • A priority interrupt bit can be set in Control Field 1. • Handling of Start Frames that do not include a Break Field • Handling of Start Frames that do not include a Control Field • Function for measuring bit rates	• Detection of the Break Field low width and generation of an interrupt on detection • Comparison of Control Fields 0 and 1 and generation of an interrupt when the two match • Two kinds of data for comparison (primary and secondary) can be set in Control Field 1. • A priority interrupt bit can be set in Control Field 1. • Handling of Start Frames that do not include a Break Field • Handling of Start Frames that do not include a Control Field 0 • Function for measuring bit rates

Item		RX63T (SCIc, SCId)	RX66T (SCIj, SCIi, SCIh)
Extended serial mode (supported by SCI 12 only)	I/O control function	• Selectable polarity for TXDX12 and RXDX12 signals • Selection of a digital filter for RXDX12 signal • Half-duplex operation employing RXDX12 and TXDX12 signals multiplexed on the same pin • Selectable timing for the sampling of data received through RXDX12 • Signals received on RXDX12 can be passed though to SCIc when the extended serial mode control section is off.	• Selectable polarity for TXDX12 and RXDX12 signals • Selection of a digital filter for the RXDX12 signal • Half-duplex operation employing RXDX12 and TXDX12 signals multiplexed on the same pin • Selectable timing for the sampling of data received through RXDX12
	Timer function	Usable as a reloading timer	Usable as a reloading timer
Bit rate modulation function		—	Correction of outputs from the on-chip baud rate generator can reduce errors.

Table 2.77 Comparison of Serial Communications Interface Channel Specifications

Item	RX63T (SCIc, SCId)	RX66T (SCIj, SCIi, SCIh)
Asynchronous mode	SCI0, SCI1, SCI2, SCI3, SCI12	SCI1, SCI5, SCI6, SCI8, SCI9, SCI11, SCI12
Clock synchronous mode	SCI0, SCI1, SCI2, SCI3, SCI12	SCI1, SCI5, SCI6, SCI8, SCI9, SCI11, SCI12
Smart card interface mode	SCI0, SCI1, SCI2, SCI3, SCI12	SCI1, SCI5, SCI6, SCI8, SCI9, SCI11, SCI12
Simple I^2C mode	SCI0, SCI1, SCI2, SCI3, SCI12	SCI1, SCI5, SCI6, SCI8, SCI9, SCI11, SCI12
Simple SPI mode	SCI0, SCI1, SCI2, SCI3, SCI12	SCI1, SCI5, SCI6, SCI8, SCI9, SCI11, SCI12
FIFO mode	—	SCI11
Data match detection	—	SCI1, SCI5, SCI6, SCI8, SCI9, SCI11
Extended serial mode	SCI12	SCI12
MTU3 clock input	SCI0, SCI1, SCI2, SCI3, SCI12 (Not supported for 64-and 48-pin products.)	—
TMR clock input	—	SCI5, SCI6, SCI12
Event link function	—	SCI5
Peripheral module clock	PCLK	PCLKB: SCI1, SCI5, SCI6, SCI8, SCI9, SCI12 PCLKA: SCI11

Table 2.78 Comparison of Serial Communications Interface Registers

Register	Bit	RX63T (SCIc, SCId)	RX66T (SCIj, SCIi, SCIh)
RDRH	—	—	Receive data register H
RDRL	—	—	Receive data register L
RDRHL	—	—	Receive data register HL
FRDR	—	—	Receive FIFO data register
TDRH	—	—	Transmit data register H
TDRL	—	—	Transmit data register L
TDRHL	—	—	Transmit data register HL
FTDR	—	—	Transmit FIFO data register
SCR (When SCMR.SMIF = 0)	CKE[1:0]	Clock enable bits (Asynchronous mode) b1 b0 0 0: On-chip baud rate generator The SCKn pin functions as I/O port. 0 1: On-chip baud rate generator The clock with the same frequency as the bit rate is output from the SCKn pin. 1 x: External clock or MTU3 clock • When an external clock is used, the clock with a frequency 16 times the bit rate should be input from the SCKn pin. Input a clock signal with a frequency eight times the bit rate when the SEMR.ABCS bit is 1. • The MTU3 clock can be used. The base clock to be input from MTU3 must be set to a frequency no greater than 1/4 that of PCLK. The SCKn pin functions as I/O port by setting the I/O port when MTU3 clock is in use. (Clock synchronous mode) b1 b0 0 x: Internal clock The SCKn pin functions as the clock output pin. 1 x: External clock The SCKn pin functions as the clock input pin.	Clock enable bits (Asynchronous mode) b1 b0 0 0: On-chip baud rate generator The SCKn pin becomes high-impedance. 0 1: On-chip baud rate generator The clock with the same frequency as the bit rate is output from the SCKn pin. 1 x: External clock or TMR clock • The clock with a frequency 16 times the bit rate should be input from the SCKn pin. Input a clock signal with a frequency eight times the bit rate when the SEMR.ABCS bit is 1. • When using the TMR clock, the SCKn pin enters the high-impedance state. The TMR clock is selectable for SCI5, SCI6, and SCI12. (Clock synchronous mode) b1 b0 0 x: Internal clock The SCKn pin functions as the clock output pin. 1 x: External clock The SCKn pin functions as the clock input pin.

Register	Bit	RX63T (SCIc, SCId)	RX66T (SCIj, SCIi, SCIh)
SMR (When SCMR.SMIF = 0)	CHR	Character length bit (Valid only in asynchronous mode) 0: Selects 8 bits as the data length 1: Selects 7 bits as the data length	Character length bit (Valid only in asynchronous mode) Selects in combination with the SCMR.CHR1 bit. CHR1 CHR 0 0: Transmit/receive in 9-bit data length 0 1: Transmit/receive in 9-bit data length 1 0: Transmit/receive in 8-bit data length (initial value) 1 1: Transmit/receive in 7-bit data length
SSR (When SCMR.SMIF = 1)	RDRF	—	Receive data full flag
	TDRE	—	Transmit data empty flag
SSR (When SCMR.SMIF = 0, FCR.FM = 1)	DR	—	Receive data ready flag
	TEND	—	Transmit end flag
	PER	—	Parity error flag
	FER	—	Framing error flag
	ORER	—	Overrun error flag
	RDF	—	Receive FIFO full flag
	TDFE	—	Transmit FIFO empty flag
SSRFIFO	—	—	Serial status register
SCMR	CHR1	—	Character length 1
MDDR	—	—	Modulation duty register
SEMR	ACS0	Asynchronous mode clock source select bit [144-, 120-, 112, and 100-pin versions] (Valid only in asynchronous mode) 0: External clock input 1: MTU3 clock input (MTIOC6A, MTIOC7A) [64- and 48-pin versions] This bit is read as 0. The write value should be 0.	Asynchronous mode clock source select bit (Valid only in asynchronous mode) 0: External clock input 1: Logical AND of two compare matches output from TMR (valid for SCI5, SCI6, and SCI12 only) Available compare match output varies per SCI channel.
	BRME	—	Bit rate modulation enable bit
	ABCSE	—	Asynchronous mode base clock select extended bit
	BGDM	—	Baud rate generator double-speed mode select bit
	RXDESEL	—	Asynchronous start bit edge detection select bit
FCR	—	—	FIFO control register
FDR	—	—	FIFO data count register
LSR	—	—	Line status register

Register	Bit	RX63T (SCIc, SCId)	RX66T (SCIj, SCIi, SCIh)
CDR	—	—	Comparison data register
DCCR	—	—	Data comparison control register
SPTR	—	—	Serial port register
CR2	BCCS[1:0]	Bus collision detection clock select bits b5 b4 0 0: SCI base clock 0 1: SCI base clock frequency divided by 2 1 0: SCI base clock frequency divided by 4 1 1: Setting prohibited	Bus collision detection clock select bits • When SEMR.BGDM = 0 or SEMR.BGDM = 1 and SMR.CKS[1:0] = a value other than 00b b5 b4 0 0: Base clock 0 1: Base clock frequency divided by 2 1 0: Base clock frequency divided by 4 1 1: Setting prohibited • When SEMR.BGDM = 1 and SMR.CKS[1:0] = 00b b5 b4 0 0: Base clock frequency divided by 2 0 1: Base clock frequency divided by 4 1 0: Setting prohibited 1 1: Setting prohibited

2.26 I²C Bus Interface

Table 2.79 is a comparative overview of I²C bus interface, Table 2.80 is a comparison of I²C bus Interface registers.

Table 2.79 Comparative Overview of I²C Bus Interface

Item	RX63T (RIIC)	RX66T (RIICa)
Number of channels	Two channels	One channel
Communications format	• I²C-bus format or SMBus format • Master mode or slave mode selectable • Automatic securing of the various set-up times, hold times, and bus-free times for the transfer rate	• I²C-bus format or SMBus format • Master mode or slave mode selectable • Automatic securing of the various setup times, hold times, and bus-free times for the transfer rate
Transfer speed	Up to 400 kbps	Fast-mode is supported (up to 400 kbps)
SCL clock	For master operation, the duty cycle of the SCL clock is selectable in the range from 4% to 96%.	For master operation, the duty cycle of the SCL clock is selectable in the range from 4 to 96%.
Issuing and detecting conditions	• Start, restart, and stop conditions are automatically generated. • Start conditions (including restart conditions) and stop conditions are detectable.	• Start, restart, and stop conditions are automatically generated. • Start conditions (including restart conditions) and stop conditions are detectable.
Slave address	• Up to three slave-address settings can be made. • Seven- and ten-bit address formats are supported (along with the use of both at once). • General call addresses, device ID addresses, and SMBus host addresses are detectable.	• Up to three different slave addresses can be set. • 7-bit and 10-bit address formats are supported (along with the use of both at once). • General call addresses, device ID addresses, and SMBus host addresses are detectable.
Acknowledgment	• For transmission, the acknowledge bit is automatically loaded. — Transfer of the next data for transmission can be automatically suspended on detection of a not-acknowledge bit. • For reception, the acknowledge bit is automatically transmitted. — If a wait between the eighth and ninth clock cycles has been selected, software control of the value in the acknowledge field in response to the received value is possible.	• For transmission, the acknowledge bit is automatically loaded. — Transfer of the next data for transmission can be automatically aborted on detection of a not-acknowledge bit. • For reception, the acknowledge bit is automatically transmitted. — If a wait between the eighth and ninth clock cycles has been selected, software control of the value in the acknowledge field in response to the received value is possible.
Wait function	In reception, the following periods of waiting can be obtained by holding the clock signal (SCL) at the low level: • Waiting between the eighth and ninth clock cycles • Waiting between the ninth clock cycle and the first clock cycle of the next transfer (WAIT function)	In reception, the following periods of waiting can be obtained by holding the SCL clock at the low level: • Waiting between the eighth and ninth clock cycles • Waiting between the ninth clock cycle and the first clock cycle of the next transfer

Item	RX63T (RIIC)	RX66T (RIICa)
SDA output delay function	Timing of the output of transmitted data, including the acknowledge bit, can be delayed.	Timing of the output of transmitted data, including the acknowledge bit, can be delayed.
Arbitration	• For multi-master operation — Operation to synchronize the SCL (clock) signal in cases of conflict with the SCL signal from another master is possible. — When issuing the start condition would create conflict on the bus, loss of arbitration is detected by testing for non-matching between the internal signal for the SDA line and the level on the SDA line. — In master operation, loss of arbitration is detected by testing for non-matching between the signal on the SDA line and the internal signal for the SDA line. • Loss of arbitration due to detection of the start condition while the bus is busy is detectable (to prevent the issuing of double start conditions). • Loss of arbitration in transfer of a not-acknowledge bit due to the internal signal for the SDA line and the level on the SDA line not matching is detectable. • Loss of arbitration due to non-matching of internal and line levels for data is detectable in slave transmission.	• For multi-master operation — Operation to synchronize the SCL clock in cases of conflict with the SCL signal from another master is possible. — When issuing the start condition would create conflict on the bus, loss of arbitration is detected by testing for non-matching between the internal signal for the SDA line and the level on the SDA line. — In master operation, loss of arbitration is detected by testing for non-matching between the signal on the SDA line and the internal signal for the SDA line. • Loss of arbitration due to detection of the start condition while the bus is busy is detectable (to prevent the issuing of double start conditions). • Loss of arbitration in transfer of a not-acknowledge bit due to the internal signal for the SDA line and the level on the SDA line not matching is detectable. • Loss of arbitration due to non-matching of internal and line levels for data is detectable in slave transmission.
Timeout detection function	The internal time-out function is capable of detecting long-interval stop of the SCL (clock signal).	The internal timeout function is capable of detecting long-interval stop of the SCL clock.
Noise cancellation	The interface incorporates digital noise filters for both the SCL and SDA signals, and the width for noise cancellation by the filters is adjustable by software.	The interface incorporates digital noise filters for both the SCL and SDA signals, and the width for noise cancellation by the filters is adjustable by software.
Interrupt sources	Four sources: • Error in transfer or occurrence of events (detection of AL, NACK, time-out, a start condition including a restart condition, or a stop condition) • Receive-data-full (including matching with a slave address) • Transmit-data-empty (including matching with a slave address) • Transmission complete	Four sources: • Error in transfer or occurrence of events Detection of arbitration, NACK, timeout, a start condition including a restart condition, or a stop condition • Receive data full (including matching with a slave address) • Transmit data empty (including matching with a slave address) • Transmit end
Low power consumption function	Module stop state can be set.	Module stop state can be set.

Item	RX63T (RIIC)	RX66T (RIICa)
RIIC operating modes	Four modes: • Master transmit mode • Master receive mode • Slave transmit mode • Slave receive mode	Four modes: • Master transmit mode • Master receive mode • Slave transmit mode • Slave receive mode
Event link function (output)	—	Four sources (RIIC0): • Error in transfer or occurrence of events Detection of arbitration, NACK, timeout, a start condition including a restart condition, or a stop condition • Receive data full (including matching with a slave address) • Transmit data empty (including matching with a slave address) • Transmit end

Table 2.80 Comparison of I²C Bus Interface Registers

Register	Bit	RX63T (RIIC)	RX66T (RIICa)
ICMR2	TMWE	Timeout internal counter write enable	—
TMOCNT	—	Timeout internal counter	—

2.27 CAN Module

Table 2.81 is a comparative overview of CAN module.

Table 2.81 Comparative Overview of CAN Module

Item	RX63T (CAN)	RX66T (CAN)
Number of channels	Three channels	One channel
Protocol	ISO11898-1 compliant (standard and extended frames)	ISO 11898-1 compliant (standard and extended frames)
Bit rate	• Programmable bit rate up to 1 Mbps (fCAN ≥ 8 MHz) • fCAN: CAN clock source	• Programmable bit rate up to 1 Mbps (fCAN ≥ 8 MHz) • fCAN: CAN clock source
Message box	• 32 mailboxes: Two selectable mailbox modes • Normal mailbox mode: 32 mailboxes can be configured for either transmission or reception. • FIFO mailbox mode: 24 mailboxes can be configured for either transmission or reception. Of the other mailboxes, four FIFO stages can be configured for transmission and four FIFO stages for reception.	• 32 mailboxes: Two selectable mailbox modes • Normal mailbox mode: 32 mailboxes can be configured for either transmission or reception. • FIFO mailbox mode: 24 mailboxes can be configured for either transmission or reception. Of the other mailboxes, four FIFO stages can be configured for transmission and four FIFO stages for reception.
Reception	• Data frame and remote frame can be received. • Selectable receiving ID format (only standard ID, only extended ID, or both IDs) • Programmable one-shot reception function • Selectable from overwrite mode (message overwritten) and overrun mode (message discarded) • The reception complete interrupt can be individually enabled or disabled for each mailbox.	• Data frame and remote frame can be received. • Selectable receiving ID format (only standard ID, only extended ID, or both IDs) • Programmable one-shot reception function • Selectable from overwrite mode (message overwritten) and overrun mode (message discarded) • The reception complete interrupt can be individually enabled or disabled for each mailbox.
Acceptance filter	• Eight acceptance masks (one mask for every four mailboxes) • The mask can be individually enabled or disabled for each mailbox.	• Eight acceptance masks (one mask for every four mailboxes) • The mask can be individually enabled or disabled for each mailbox
Transmission	• Data frame and remote frame can be transmitted. • Selectable transmitting ID format (only standard ID, only extended ID, or both IDs) • Programmable one-shot transmission function • Selectable from ID priority mode and mailbox number priority mode • Transmission request can be aborted (the completion of abort can be confirmed with a flag)	• Data frame and remote frame can be transmitted. • Selectable transmitting ID format (only standard ID, only extended ID, or both IDs) • Programmable one-shot transmission function • Selectable from ID priority mode and mailbox number priority mode • Transmission request can be aborted (the completion of abort can be confirmed with a flag)

Item	RX63T (CAN)	RX66T (CAN)
Transmission	• The transmission complete interrupt can be individually enabled or disabled for each mailbox.	• The transmission complete interrupt can be individually enabled or disabled for each mailbox.
Mode transition for bus-off recovery	• Mode transition for the recovery from the bus-off state can be selected: • ISO 11898-1 Specifications compliant • Automatic entry to CAN halt mode at bus-off entry • Automatic entry to CAN halt mode at bus-off end • Entry to CAN halt mode by a program • Transition into error-active state by a program	• Mode transition for the recovery from the bus-off state can be selected: • ISO 11898-1 Standards compliant • Automatic entry to CAN halt mode at bus-off entry • Automatic entry to CAN halt mode at bus-off end • Entry to CAN halt mode by a program • Transition into error-active state by a program
Error status monitoring	• CAN bus errors (stuff error, form error, ACK error, CRC error, bit error, and ACK delimiter error) can be monitored. • Transition to error states can be detected (error-warning, error-passive, bus-off entry, and bus-off recovery). • The error counters can be read.	• CAN bus errors (stuff error, form error, ACK error, CRC error, bit error, and ACK delimiter error) can be monitored. • Transition to error states can be detected (error-warning, error-passive, bus-off entry, and bus-off recovery). • The error counters can be read.
Time stamp function	• Time stamp function using a 16-bit counter • The reference clock can be selected from 1-, 2-, 4- and 8-bit time periods.	• Time stamp function using a 16-bit counter • The reference clock can be selected from 1-, 2-, 4- and 8-bit time periods.
Interrupt function	Five types of interrupt sources (reception complete, transmission complete, receive FIFO, transmit FIFO, and error interrupts)	Five types of interrupt sources (reception complete, transmission complete, receive FIFO, transmit FIFO, and error interrupts)
CAN sleep mode	Current consumption can be reduced by stopping the CAN clock.	Current consumption can be reduced by stopping the CAN clock.
Software support units	Three software support units: • Acceptance filter support • Mailbox search support (receive mailbox search, transmit mailbox search, and message lost search) • Channel search support	Three software support units: • Acceptance filter support • Mailbox search support (receive mailbox search, transmit mailbox search, and message lost search) • Channel search support
CAN clock source	Peripheral module clock (PCLK) or CANMCLK	Peripheral module clock (PCLKB) or CANMCLK
Test modes	Three test modes available for user evaluation • Listen-only mode • Self-test mode 0 (external loopback) • Self-test mode 1 (internal loopback)	Three test modes available for user evaluation • Listen-only mode • Self-test mode 0 (external loopback) • Self-test mode 1 (internal loopback)
Low power consumption function	Module-stop state can be set.	Module-stop state can be set.

2.28 Serial Peripheral Interface

Table 2.82 is a comparative overview of serial peripheral interface, and Table 2.83 is a comparison of serial peripheral interface registers.

Table 2.82 Comparative Overview of Serial Peripheral Interface

Item	RX63T (RSPI)	RX66T (RSPIc)
Number of channels	Two channels	One channel
RSPI transfer functions	• Use of MOSI (master out/slave in), MISO (master in/slave out), SSL (slave select), and RSPCK (RSPI clock) signals allows serial communications through SPI operation (four-wire method) or clock synchronous operation (three-wire method). • Transmit-only operation is available. • Capable of serial communications in master/slave mode • Communication mode: Full-duplex or transmit-only can be selected. • Switching of the polarity of the serial transfer clock • Switching of the phase of the serial transfer clock	• Use of MOSI (master out/slave in), MISO (master in/slave out), SSL (slave select), and RSPCK (RSPI clock) signals allows serial communications through SPI operation (four-wire method) or clock synchronous operation (three-wire method). • Capable of serial communications in master/slave mode • Communication mode: Full-duplex or transmit-only can be selected. • Switching of the polarity of RSPCK • Switching of the phase of RSPCK
Data format	• MSB-first/LSB-first selectable • Transfer bit length is selectable as 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits. • 128-bit transmit/receive buffers • Up to four frames can be transferred in one round of transmission/reception (each frame consisting of up to 32 bits).	• MSB first/LSB first selectable • Transfer bit length is selectable as 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits. • 128-bit transmit/receive buffers • Up to four frames can be transferred in one round of transmission/reception (each frame consisting of up to 32 bits). • Byte swapping of transmit and receive data is selectable
Bit rate	• In master mode, the on-chip baud rate generator generates RSPCK by frequency-dividing PCLK (Division ratio: 2 to 4096). • In slave mode, the externally input clock is used as the serial clock (the maximum frequency is that of PCLK divided by 8). • Width at high level: 4 cycles of PCLK; width at low level: 4 cycles of PCLK	• In master mode, the on-chip baud rate generator generates RSPCK by frequency-dividing PCLK (the division ratio ranges from divided by 2 to divided by 4096). • In slave mode, the minimum PCLK clock divided by 4 can be input as RSPCK (the maximum frequency of RSPCK is that of PCLK divided by 4). • Width at high level: 2 cycles of PCLK; width at low level: 2 cycles of PCLK
Buffer configuration	• Double buffer configuration for the transmit/receive buffers • 128 bits for the transmit/receive buffers	• Double buffer configuration for the transmit/receive buffers • 128 bits for the transmit/receive buffers
Error detection	• Mode fault error detection • Overrun error detection • Parity error detection	• Mode fault error detection • Overrun error detection • Parity error detection • Underrun error detection

Item	RX63T (RSPI)	RX66T (RSPIc)
Interrupt sources	Maskable interrupt sources • RSPI receive interrupt (receive buffer full) • RSPI transmit interrupt (transmit buffer empty) • RSPI error interrupt (mode fault, overrun, parity error) • RSPI idle interrupt (RSPI idle)	Interrupt sources • Receive buffer full interrupt • Transmit buffer empty interrupt • RSPI error interrupt (mode fault, overrun, underrun, or parity error) • RSPI idle interrupt (RSPI idle)
SSL control function	• Four SSL signals (SSLn0 to SSLn3) for each channel • In single-master mode, SSLn0 to SSLn3 signals are output. • In multi-master mode: SSLn0 signal for input, and SSLn1 to SSLn3 signals for either output or unused. • In slave mode: SSLn0 signal for input, and SSLn1 to SSLn3 signals for unused. • Controllable delay from SSL output assertion to RSPCK operation (RSPCK delay) Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units) • Controllable delay from RSPCK stop to SSL output negation (SSL negation delay) Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units) • Controllable wait for next-access SSL output assertion (next-access delay) Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units) • Function for changing SSL polarity	• Four SSL pins (SSLA0 to SSLA3) for each channel • In single-master mode, SSLA0 to SSLA3 pins are output. • In multi-master mode: SSLA0 pin for input, and SSLA1 to SSLA3 pins for either output or unused. • In slave mode: SSLA0 pin for input, and SSLA1 to SSLA3 pins for unused. • Controllable delay from SSL output assertion to RSPCK operation (RSPCK delay) Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units) • Controllable delay from RSPCK stop to SSL output negation (SSL negation delay) Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units) • Controllable wait for next-access SSL output assertion (next-access delay) Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units) • Function for changing SSL polarity
Control during master transfer	• A transfer of up to eight commands can be executed sequentially in looped execution. • For each command, the following can be set: SSL signal value, bit rate, RSPCK polarity/phase, transfer data length, MSB/LSB-first, burst, RSPCK delay, SSL negation delay, and next-access delay • A transfer can be initiated by writing to the transmit buffer. • MOSI signal value specifiable in SSL negation	• A transfer of up to eight commands can be executed sequentially in looped execution. • For each command, the following can be set: SSL signal value, bit rate, RSPCK polarity/phase, transfer data length, MSB/LSB first, burst, RSPCK delay, SSL negation delay, and next-access delay • A transfer can be initiated by writing to the transmit buffer. • MOSI signal value specifiable in SSL negation • RSPCK auto-stop function

Item	RX63T (RSPI)	RX66T (RSPIc)
Event link function (output)	—	The following events can be output to the event link controller. (RSPI0) • Receive buffer full signal • Transmit buffer empty signal • Mode fault, overrun, underrun, or parity error signal • RSPI idle signal • Transmission-completed signal
Other functions	• Function for switching between CMOS output and open-drain output (switched by SPPCR.SPOM bit) • Function for initializing the RSPI • Loopback mode	• Function for switching between CMOS output and open-drain output (switched by ODRn.Bi bit) • Function for initializing the RSPI • Loopback mode
Low power consumption function	Module stop state can be set.	Module stop state can be set.

Table 2.83 Comparison of Serial Peripheral Interface Registers

Register	Bit	RX63T (RSPI)	RX66T (RSPIc)
SPPCR	SPOM	RSPI output pin mode bit	—
SPSR	MODF	Mode fault error flag 0: No mode fault error occurs 1: A mode fault error occurs	Mode fault error flag 0: Neither a mode fault error nor an underrun error occurs 1: A mode fault error or an underrun error occurs
	UDRF	—	Underrun Error Flag
SPDR	—	RSPI data register Available access size: • Longwords (SPDCR.SPLW = 1) • Words (SPDCR.SPLW = 0)	RSPI data register Available access size: • Longwords (SPDCR.SPLW = 1, SPDCR.SPBYT=0) • Words (SPDCR.SPLW = 0, SPDCR.SPBYT = 0) • Bytes (SPDCR.SPBYT = 1)
SPBR	SPR0 to SPR7 (RX63T) — (RX66T)	RSPI bit rate register	RSPI bit rate register
SPDCR	SPBYT	—	RSPI byte access specification bit
SPCR2	SPPE	Parity enable bit 0: Transmit data parity bit is not added. Receive data parity check is disabled. 1: Transmit data parity bit is added and receive data parity check is enabled. (When SPCR.TXMD = 0) Transmit data parity bit is added, but receive data parity check is disabled. (When SPCR.TXMD = 1)	Parity enable bit 0: Transmit data parity bit is not added. Receive data parity check is disabled. 1: Transmit data parity bit is added and receive data parity check is enabled.
	SCKASE	—	RSPCK auto-stop function enable bit
SPDCR2	—	—	RSPI data control register 2

2.29 CRC Calculator

Table 2.84 is a comparative overview of CRC calculator, and Table 2.85 is a comparison of CRC calculator registers.

Table 2.84 Comparative Overview of CRC Calculator

Item	RX63T (CRC)	RX66T (CRCA)	
Data size	8 bits	8 bits	32 bits
Data for CRC calculation	CRC code generated for any desired data in 8n-bit units (where n is a whole number)	CRC codes are generated for any desired data in 8n-bit units (where n is a whole number)	CRC codes are generated for any desired data in 32n-bit units (where n is a whole number)
CRC processor unit	Operation executed on eight bits in parallel	8-bit parallel processing	32-bit parallel processing
CRC generating polynomial	One of three generating polynomials is selectable • 8-bit CRC: $X^8 + X^2 + X + 1$ • 16-bit CRC: — $X^{16} + X^{15} + X^2 + 1$ — $X^{16} + X^{12} + X^5 + 1$	One of three generating polynomials is selectable • 8-bit CRC: $X^8 + X^2 + X + 1$ • 16-bit CRC: — $X^{16} + X^{15} + X^2 + 1$ — $X^{16} + X^{12} + X^5 + 1$	One of two generating polynomials is selectable • 32-bit CRC: — $X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$ — $X^{32} + X^{28} + X^{27} + X^{26} + X^{25} + X^{23} + X^{22} + X^{20} + X^{19} + X^{18} + X^{14} + X^{13} + X^{11} + X^{10} + X^9 + X^8 + X^6 + 1$
CRC calculation switching	CRC code generation for LSB-first or MSB-first communication selectable	The order of the bits produced by CRC calculation can be switched for LSB first or MSB first communication	
Low power consumption	Module stop state can be set	Module stop state can be set.	

Table 2.85 Comparison of CRC Calculator Registers

Register	Bit	RX63T (CRC)	RX66T (CRCA)
CRCCR	GPS[1:0] (RX63T) GPS[2:0] (RX66T)	CRC generating polynomial switching bits b1 b0 0 0: No calculation is executed. 0 1: $X^8 + X^2 + X + 1$ 1 0: $X^{16} + X^{15} + X^2 + 1$ 1 1: $X^{16} + X^{12} + X^5 + 1$	CRC generating polynomial switching bits b2 b0 0 0 0: No calculation is executed. 0 0 1: 8-bit CRC ($X^8 + X^2 + X + 1$) 0 1 0: 16-bit CRC ($X^{16} + X^{15} + X^2 + 1$) 0 1 1: 16-bit CRC ($X^{16} + X^{12} + X^5 + 1$) 1 0 0: 32-bit CRC ($X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$) 1 0 1: 32-bit CRC ($X^{32} + X^{28} + X^{27} + X^{26} + X^{25} + X^{23} + X^{22} + X^{20} + X^{19} + X^{18} + X^{14} + X^{13} + X^{11} + X^{10} + X^9 + X^8 + X^6 + 1$) 1 1 0: No calculation is executed. 1 1 1: No calculation is executed.
	LMS	CRC calculation switching (b2)	CRC calculation switching (b6)
CRCDIR	—	CRC data input register Available access size: • Bytes	CRC data input register Available access size: • Longwords (When generating a 32-bit CRC) • Bytes (When generating a 16-bit/8-bit CRC)
CRCDOR	—	CRC data output register Available access size: • Words When generating 8-bit CRC, the valid CRC code is obtained from the lower-order byte (b7 to b0).	CRC data output register Available access size: • Longwords (When generating a 32-bit CRC) • Words (When generating a 16-bit CRC) • Bytes (When generating a 8-bit CRC)

2.30 12-Bit A/D Converter

Table 2.86 is a comparative overview of the 12-bit A/D converters, Table 2.87 is a comparison of 12-bit A/D converter registers, Table 2.88 is a comparative listing of A/D conversion start triggers that can be set in the ADSTRGR register (on 144-, 120-, 112-, and 100-pin versions), and Table 2.89 is a comparative listing of A/D conversion start triggers that can be set in the ADSTRGR register (on 64- and 48-pin versions).

Table 2.86 Comparative Overview of 12-Bit A/D Converters

Item	RX63T (S12ADB)		RX66T (S12ADH)
	144-, 120-, 112- and 100-Pin Versions	64- and 48-Pin Versions	
Number of units	Two units (S12ADB0, S12ADB1)	One unit	Three units (S12AD, S12AD1, and S12AD2)
Input channels	Eight channels (four channels x two units)	Up to eight channels	Eight channels for S12AD, eight channels for S12AD1, and 14 channels for S12AD2
Extended analog function	—		Temperature sensor output, internal reference voltage (S12AD2 only)
A/D conversion method	Successive approximation method		Successive approximation method
Resolution	12 bits		12 bits
Conversion time	1.0 µs per channel (when A/D conversion clock ADCLK = 50 MHz)		0.9 µs per channel (when A/D conversion clock ADCLK = 60 MHz)
A/D conversion clock	• Peripheral module clock PCLKB and A/D conversion clock ADCLK can be set with one of the following frequency ratio: PCLKB to ADCLK frequency division ratio = 1:1, 1:2, 1:4, 1:8 • ADCLK is set using the clock generation circuit (CPG).		• Peripheral module clock PCLK and A/D conversion clock ADCLK can be set with one of the following frequency ratio: PCLK to ADCLK frequency ratio = 1:1, 1:2, 2:1, 4:1 • ADCLK is set using the clock generation circuit. • A/D conversion clock (ADCLK) can operate between 8 MHz at a minimum and 60 MHz at a maximum.
Conditions for A/D conversion start	• Software trigger • Synchronous trigger Trigger by the multi-function timer pulse unit (MTU3), or the general-purpose PWM timer (GPT). • Asynchronous trigger A/D conversion can be triggered by the external trigger pin ADTRGn#.		• Software trigger • Synchronous trigger Trigger by the multi-function timer pulse unit (MTU), 8-bit timer (TMR), or event link controller (ELC). • Asynchronous trigger A/D conversion can be triggered by the external trigger ADTRG0# (S12AD), ADTRG1# (S12AD1), or ADTRG2# (S12AD2) pin (independently for three units).

Item	RX63T (S12ADB)		RX66T (S12ADH)
	144-, 120-, 112- and 100-Pin Versions	64- and 48-Pin Versions	
Data registers	• Eight registers for analog input, one for A/D-converted data duplication in double-trigger mode, and two for A/D-converted data duplication during extended operation in double-trigger mode.		• 30 registers for analog input (eight for S12AD, eight for S12AD1, and 14 for S12AD2), 1 for A/D-converted data duplication in double trigger mode per unit, and 2 for A/D-converted data duplication during extended operation in double trigger mode per unit. • One register for temperature sensor (S12AD2) • One register for internal reference (S12AD2) • One register for self-diagnosis per unit
	• The results of A/D conversion are stored in 12-bit A/D data registers.		• The results of A/D conversion are stored in 12-bit A/D data registers.
	• 8, 10, and 12-bit accuracy output for the results of A/D conversion (selectable between 2 and 4-bit right shifts for output of conversion results).		
	• An accumulation of A/D conversion results is stored as a 14-bit value in A/D data registers in cumulative mode.		• The value obtained by adding up A/D-converted results is stored as a value in the number of bit for conversion accuracy + 2 bits/4 bits in the A/D data registers in A/D-converted value addition mode.
	• Double trigger mode (selectable in single cycle scan and group scan modes): The first piece of A/D-converted analog-input data on one selected channel is stored in the data register for the channel, and the second piece is stored in the duplication register.		• Double trigger mode (selectable in single scan and group scan modes): The first piece of A/D-converted analog-input data on one selected channel is stored in the data register for the channel, and the second piece is stored in the duplication register.
	• Extended operation in double trigger mode (available for specific triggers): A/D-converted analog-input data on one selected channel is stored in the duplication register that is prepared for each type of trigger.		• Extended operation in double trigger mode (available for specific triggers): A/D-converted analog-input data on one selected channel is stored in the duplication register that is prepared for each type of trigger.

Item	RX63T (S12ADB)		RX66T (S12ADH)
	144-, 120-, 112- and 100-Pin Versions	64- and 48-Pin Versions	
Event link function	—		• The event signal is generated when all scans are finished. • The event signal is generated depending on conditions for comparison function window in single scan mode. • Able to start scanning by a trigger from the ELC.
Low power consumption function	Module stop state can be specified.		Module stop state can be set.
Reference voltage supply pin	VREFH0		AVCC0, AVCC1, AVCC2
Reference ground pin	VREFL0		AVSS0, AVSS1, AVSS2
Function	• Sample-and-hold function • Channel-dedicated sample-and-hold function (three channels/unit) • Variable sampling state count • Self-diagnosis of 12-bit A/D converter • A/D-converted value addition mode • Discharge function • Double trigger mode (duplication of A/D conversion data) • Window-comparator function (three channels/unit)	• Sample-and-hold function • Channel-dedicated sample-and-hold function (for three channels) • Variable sampling state count • Self-diagnosis of 12-bit A/D converter • A/D-converted value addition mode • Discharge function • Double trigger mode (duplication of A/D conversion data) • Window-comparator function (three channels/unit)	• Sample-and-hold function • Channel-dedicated sample-and-hold function (three channels for S12AD and three channels for S12AD1) (Constant sampling can be set) • Variable sampling time (can be set per channel) • Self-diagnosis of 12-bit A/D converter • Selectable A/D-converted value addition mode or average mode • Analog input disconnection detection assist function (discharge function/precharge function) • Double trigger mode (duplication of A/D conversion data) • For the function equivalent to the window comparator function of RX63T, refer to the Comparator C chapter in the User's Manual: Hardware. • Automatic clear function of A/D data registers • Comparison function (windows A and B) • Order of channel conversion in each unit can be set.

Item	RX63T (S12ADB)		RX66T (S12ADH)
	144-, 120-, 112- and 100-Pin Versions	64- and 48-Pin Versions	
Function	• Input signal amplification using a programmable gain amplifier (three channels per unit)		• Input signal amplification function of the programmable gain amplifier (each unit has 3 channels; either single-ended input or pseudo-differential input can be selected)
Operating modes			Operating modes can be set independently for three units.
	• Single-cycle scan mode: A/D conversion is performed for only once on the analog inputs of up to four arbitrarily selected channels.	• Single-cycle scan mode: A/D conversion is performed for only once on the analog inputs of up to eight arbitrarily selected channels.	• Single scan mode: — A/D conversion is performed only once on the analog inputs arbitrarily selected. — A/D conversion is performed only once on the temperature sensor output (S12AD2). — A/D conversion is performed only once on the internal reference voltage (S12AD2).
	• Continuous scan mode: A/D conversion is performed repeatedly on the analog inputs of up to four arbitrarily selected channels.	• Continuous scan mode: A/D conversion is performed repeatedly on the analog inputs of up to eight arbitrarily selected channels.	• Continuous scan mode: A/D conversion is performed repeatedly on the analog inputs arbitrarily selected.
	• Group scan mode: — Up to four channels of analog inputs are divided into group A and group B and A/D conversion is performed only once on all the selected channels on a group basis.	• Group scan mode: — Up to eight channels of analog inputs are divided into group A and group B and A/D conversion is performed only once on all the selected channels on a group basis.	• Group scan mode: — Two (groups A and B) or three (groups A, B, and C) can be selected as the number of the groups to be used. (Only the combination of groups A and B can be selected when the number of the groups is two.) — Analog inputs, temperature sensor output (S12AD2), and internal reference voltage (S12AD2) that are arbitrarily selected are divided into two groups (group A and B) or three groups (group A, B, and C), and A/D conversion of the analog input selected on a group basis is performed only once.

Item	RX63T (S12ADB)		RX66T (S12ADH)
	144-, 120-, 112- and 100-Pin Versions	64- and 48-Pin Versions	
Operating modes	— The scan start conditions of group A and group B can be independently selected, thus allowing A/D conversion of group A and group B to be started independently. • Group scan mode (when group A is given priority): — If a group A trigger is input during A/D conversion on group B, the A/D conversion on group B is stopped and A/D conversion is performed on group A. — After the A/D conversion on group A is completed, the A/D conversion on group B is restarted (rescan).	— The scan start conditions of group A and group B can be independently selected, thus allowing A/D conversion of group A and group B to be started independently. • Group scan mode (when group A is given priority): — If a group A trigger is input during A/D conversion on group B, the A/D conversion on group B is stopped and A/D conversion is performed on group A. — After the A/D conversion on group A is completed, the A/D conversion on group B is restarted (rescan).	— The conditions for scanning start of groups A, B, and C (synchronous trigger) can be independently selected, thus allowing A/D conversion of each group to be started independently. • Group scan mode (when group priority control selected): — If a priority-group trigger is input during scanning of the low-priority group, scan of the low-priority group is stopped and scan of the priority group is started. The priority order is group A (highest) > group B > group C (lowest). Whether or not to restart scanning of the low-priority group after processing for the high-priority group completes, is selectable. Rescan can also be set to start either from the beginning of the selected channel or the channel on which A/D conversion is not completed.
Interrupt sources	• In the modes except double trigger mode and group scan mode, A/D scan end interrupt (S12ADI) request can be generated on completion of single scan. • In double trigger mode, A/D scan end interrupt (S12ADI, S12ADI1) request can be generated on completion of double scan.	• In the modes except double trigger mode and group scan mode, A/D scan end interrupt (S12ADI) request can be generated on completion of single scan. • In double trigger mode, A/D scan end interrupt (S12ADI) request can be generated on completion of double scan.	• In the modes except double trigger mode and group scan mode, a scan end interrupt request (S12ADI, S12ADI1, or S12ADI2) can be generated on completion of single scan. (Independently for three units). • In double trigger mode, a scan end interrupt request (S12ADI, S12ADI1, or S12ADI2) can be generated on completion of double scan. (Independently for three units).

Item	RX63T (S12ADB)		RX66T (S12ADH)
	144-, 120-, 112- and 100-Pin Versions	64- and 48-Pin Versions	
Interrupt sources	• In group scan mode, A/D scan end interrupt (S12ADI, S12ADI1) request can be generated on completion of group A scan, whereas A/D scan end interrupt specially for group B (S12GBADI, S12GBADI1) request can be generated on completion of group B scan.	• In group scan mode, A/D scan end interrupt (S12ADI) request can be generated on completion of group A scan, whereas A/D scan end interrupt specially for group B (S12GBADI) request can be generated on completion of group B scan.	• In group scan mode, a scan end interrupt request (S12ADI, S12ADI1, or S12ADI2) can be generated on completion of group A scan, whereas a group B scan end interrupt request (S12GBADI, S12GBADI1, or S12GBADI2) can be generated on completion of group B scan, and a group C scan end interrupt request (S12GCADI, S12GCADI1, or S12GCADI2) can be generated on completion of group C scan.
	• In group scan mode with double trigger mode, A/D scan end interrupt (S12ADI, S12ADI1) request can be generated on completion of double scan of group A, whereas A/D scan end interrupt specially for group B (S12GBADI, S12GBADI1) request can be generated on completion of group B scan.	• In group scan mode with double trigger mode, A/D scan end interrupt (S12ADI) request can be generated on completion of double scan of group A, whereas A/D scan end interrupt specially for group B (S12GBADI) request can be generated on completion of group B scan.	• When double trigger mode is selected in group scan mode, an A/D scan end interrupt request (S12ADI, S12ADI1, or S12ADI2) can be generated on completion of double scan of group A, and the corresponding scan end interrupt request (S12GBADI/S12GCADI, S12GBADI1/S12GCADI1, or S12GBADI2/S12GCADI2) can be generated on completion of group B and group C scan.
	• An interrupt request (CMP0 to CMP2, CMP4 to CMP6) is generated (and can be used as a POE source) in response to detection by the comparator.	• An interrupt request (CMP0 to CMP2) is generated (and can be used as a POE source) in response to detection by the comparator.	• A compare interrupt request (S12CMPAI, S12CMPAI1, S12CMPAI2, S12CMPBI, S12CMPBI1, or S12CMPBI2) can be generated upon a match with the comparison condition for the digital compare function.
	• The S12ADI, S12GBADI, S12ADI1, S12GBADI1 and CMP0 to CMP2, CMP4 to CMP6 interrupts are capable of activating the DMA controller (DMAC) or the data-transfer controller (DTC).	• The S12ADI, S12GBADI, and CMP0 to CMP2 interrupts are capable of activating the DMA controller (DMAC) or the data-transfer controller (DTC).	• The S12ADI/S12ADI1/S12ADI2, S12GBADI/S12GBADI1/S12GBADI2, and S12GCADI/S12GCADI1/S12GCADI2 interrupts can trigger the DMA controller (DMAC) and data transfer controller (DTC).

Table 2.87 Comparison of 12-Bit A/D Converter Registers

Register	Bit	RX63T (S12ADA)		RX66T (S12ADH)
		144-, 120-, 112- and 100-Pin Versions	64- and 48-Pin Versions	
ADDRy	—	A/D data registers y (y = 0 to 3)	A/D data registers y (y = 0 to 7)	A/D data registers y (S12AD: y = 0 to 7, S12AD1: y = 0 to 7, S12AD2: y = 0 to 11, 16, 17)
ADTSDR	—	—		A/D temperature sensor data register
ADOCDR	—	—		A/D internal reference voltage data register
ADRD	AD[11:0] (RX63T) — (RX66T)	12-bit A/D-converted value		12-bit A/D-converted value
	DIAGST[1:0] (RX63T) — (RX66T)	Self-diagnosis status bits		Self-diagnosis status bits
ADANSA	—	A/D channel select register A		—
ADANSB	—	A/D channel select register B		—
ADANSA0	—	—		A/D channel select register A0
ADANSA1	—	—		A/D channel select register A1
ADANSB0	—	—		A/D channel select register B0
ADANSB1	—	—		A/D channel select register B1
ADANSC0	—	—		A/D channel select register C0
ADANSC1	—	—		A/D channel select register C1
ADSCSn	—	—		A/D Channel Conversion Order Setting Register n (n = 0 to 13)
ADADS	—	A/D-converted value addition mode select register		—
ADADS0	—	—		A/D-converted value addition/average function channel select register 0
ADADS1	—	—		A/D-converted value addition/average function channel select register 1
ADADC	ADC[1:0] (RX63T) ADC[2:0] (RX66T)	Addition count select bits		Addition count select bits
	AVEE	—		Average mode enable bit

Register	Bit	RX63T (S12ADA)		RX66T (S12ADH)
		144-, 120-, 112- and 100-Pin Versions	64- and 48-Pin Versions	
ADSTRGR	TRSB[5:0] (RX63T: 144-, 120-, 112- and 100-Pin Versions, RX66T) TRSB[4:0] (RX63T: 64- and 48-Pin Versions)	A/D conversion start trigger select for group B bits Refer to Table 2.88 and Table 2.89 for details.		Group B A/D conversion start trigger select bits Refer to Table 2.88 and Table 2.89 for details.
	TRSA[5:0] (RX63T: 144-, 120-, 112- and 100-Pin Versions, RX66T) TRSA[4:0] (RX63T: 64- and 48-Pin Versions)	A/D conversion start trigger select bits Refer to Table 2.88 and Table 2.89 for details.		A/D conversion start trigger select bits Refer to Table 2.88 and Table 2.89 for details.
ADPG	—	A/D programmable gain amplifier register	—	—
ADCMPMD0	—	Comparator operating mode selection register 0		—
ADCMPMD1	—	Comparator operating-mode selection register 1		—
ADCMPNR0	—	Comparator filter-mode register		—
ADCMPFR	—	Comparator detection flag register		—
ADCMPSEL	—	Comparator interrupt selection register		—
ADGSPMR	—	A/D group scan priority control register	—	—
ADEXICR	—	—		A/D conversion extended input control register
ADGCEXCR	—	—		A/D group C extended input control register
ADGCTRGR	—	—		A/D group C trigger select register
ADCER	ADPRC[1:0]	A/D data-register bit-precision specification bits		—
	DCE	DCE discharge enable bit		—
	ADRFMT	A/D data register format select bit		A/D data register format select bit
		When the A/D converted value addition mode is selected, the format of each data register is fixed to left-alignment, irrespective of the ADCER.ADRFMT bit value.		—

Register	Bit	RX63T (S12ADA)		RX66T (S12ADH)
		144-, 120-, 112- and 100-Pin Versions	64- and 48-Pin Versions	
ADSSTRn	SST[7:0] (RX63T) — (RX66T)	A/D sampling state register n (n = 0 to 3)	A/D sampling state register n (n = 0 to 7)	A/D sampling state register n (n = 0 to 11, L, T, O)
		These bits set the sampling time in the range from 13 to 255 states.		Specify the value for the register as a multiples of 3 in the range from 12 to 252 (clock cycles).
		Initial values after a reset are different.		
ADSHCR	SSTSH[7:0]	Sampling time sample-and-hold circuit setting		Channel-dedicated sample-and-hold circuit sampling time setting
		Set the sampling time (4 to 255 states).		Set a sampling time between 12 and 252 clock cycles.
		Initial values after a reset are different.		
ADSHMSR	—	—		A/D sample-and-hold operating mode select register
ADDISCR	—	—		A/D disconnection detection control register
ADELCCR	—	—		A/D event link control register
ADGSPCR	LGRRS	—		Restart channel select bit
ADCMPCR	—	—		A/D comparison function control register
ADCMPANSR0	—	—		A/D comparison function window A channel select register 0
ADCMPANSR1	—	—		A/D comparison function window A channel select register 1
ADCMPANSER	—	—		A/D comparison function window A extended input select register
ADCMPLR0	—	—		A/D comparison function window A comparison condition setting register 0
ADCMPLR1	—	—		A/D comparison function window A comparison condition setting register 1
ADCMPLER	—	—		A/D comparison function window A extended input comparison condition setting register
ADCMPDR0	—	—		A/D comparison function window A lower level setting register
ADCMPDR1	—	—		A/D comparison function window A upper level setting register
ADCMPSR0	—	—		A/D comparison function window A channel status register 0

Register	Bit	RX63T (S12ADA)		RX66T (S12ADH)
		144-, 120-, 112- and 100-Pin Versions	64- and 48-Pin Versions	
ADCMPSR1	—	—		A/D comparison function window A channel status register 1
ADCMPSER	—	—		A/D comparison function window A extended input channel status register
ADWINMON	—	—		A/D comparison function window A/B status monitoring register
ADCMPBNSR	—	—		A/D comparison function window B Channel select register
ADWINLLB	—	—		A/D comparison function window B lower level setting register
ADWINULB	—	—		A/D comparison function window B upper level setting register
ADCMPBSR	—	—		A/D comparison function window B channel status register
ADPGACR	—	—		A/D programmable gain amplifier control register
ADPGAGS0	—	—		A/D programmable gain amplifier gain setting register 0
ADPGADCR0	—	—		A/D programmable gain amplifier differential input control register
ADVMONCR	—	—		A/D internal reference voltage monitoring circuit enable register
ADVMONO	—	—		A/D internal reference voltage monitoring circuit output enable register

Table 2.88 Comparison of A/D Conversion Start Triggers Set in ADSTRGR Register (144-, 120-, 112-, and 100-Pin Versions)

Bit	RX63T (S12ADB)	RX66T (S12ADH)
TRSB[5:0]	Group B A/D conversion start trigger select bits b5 b0 1 1 1 1 1 1: No trigger source selected state 0 0 0 0 0 1: TRGA0N 0 0 0 0 1 0: TRGA1N 0 0 0 0 1 1: TRGA2N 0 0 0 1 0 0: TRGA3N 0 0 0 1 0 1: TRGA4N 0 0 0 1 1 0: TRGA6N 0 0 0 1 1 1: TRGA7N 0 0 1 0 0 0: TRG0AN 0 0 1 0 0 1: TRG4AN 0 0 1 0 1 0: TRG4BN 0 0 1 0 1 1: TRG4AN or TRG4BN 0 0 1 1 0 0: TRG4ABN 0 0 1 1 0 1: TRG7AN 0 0 1 1 1 0: TRG7BN 0 0 1 1 1 1: TRG7AN or TRG7BN 0 1 0 0 0 0: TRG7ABN 0 1 0 0 0 1: GTADTRA0N 0 1 0 0 1 0: GTADTRB0N 0 1 0 0 1 1: GTADTRA1N 0 1 0 1 0 0: GTADTRB1N 0 1 0 1 0 1: GTADTRA2N 0 1 0 1 1 0: GTADTRB2N 0 1 0 1 1 1: GTADTRA3N 0 1 1 0 0 0: GTADTRB3N 0 1 1 0 0 1: GTADTRA0N or GTADTRB0N 0 1 1 0 1 0: GTADTRA1N or GTADTRB1N 0 1 1 0 1 1: GTADTRA2N or GTADTRB2N 0 1 1 1 0 0: GTADTRA3N or GTADTRB3N 0 1 1 1 0 1: GTADTRA4N 0 1 1 1 1 0: GTADTRB4N 0 1 1 1 1 1: GTADTRA5N 1 0 0 0 0 0: GTADTRB5N 1 0 0 0 0 1: GTADTRA6N 1 0 0 0 1 0: GTADTRB6N 1 0 0 0 1 1: GTADTRA7N 1 0 0 1 0 0: GTADTRB7N 1 0 0 1 0 1: GTADTRA4N or GTADTRB4N 1 0 0 1 1 0: GTADTRA5N or GTADTRB5N 1 0 0 1 1 1: GTADTRA6N or GTADTRB6N 1 0 1 0 0 0: GTADTRA7N or GTADTRB7N	Group B A/D conversion start trigger select bits b5 b0 1 1 1 1 1 1: No trigger source selected state 0 0 0 0 0 1: TRGA0N 0 0 0 0 1 0: TRGA1N 0 0 0 0 1 1: TRGA2N 0 0 0 1 0 0: TRGA3N 0 0 0 1 0 1: TRGA4N 0 0 0 1 1 0: TRGA6N 0 0 0 1 1 1: TRGA7N 0 0 1 0 0 0: TRG0N 0 0 1 0 0 1: TRG4AN 0 0 1 0 1 0: TRG4BN 0 0 1 0 1 1: TRG4AN or TRG4BN 0 0 1 1 0 0: TRG4ABN 0 0 1 1 0 1: TRG7AN 0 0 1 1 1 0: TRG7BN 0 0 1 1 1 1: TRG7AN or TRG7BN 0 1 0 0 0 0: TRG7ABN 0 1 0 0 1 1: TRGA9N 0 1 0 1 0 0: TRG9N 0 1 1 0 0 1: TRGA0N or TRG0N 0 1 1 0 1 0: TRGA9N or TRG9N 0 1 1 0 1 1: TRGA0N or TRGA9N 0 1 1 1 0 0: TRG0N or TRG9N 0 1 1 1 0 1: TMTRG0AN_0 0 1 1 1 1 0: TMTRG0AN_1 0 1 1 1 1 1: TMTRG0AN_2 1 0 0 0 0 0: TMTRG0AN_3 1 0 0 0 0 1: TRG9AEN 1 0 0 0 1 0: TRG0AEN 1 0 0 0 1 1: TRGA09N 1 0 0 1 0 0: TRG09N

Bit	RX63T (S12ADB)	RX66T (S12ADH)
TRSB[5:0]		1 1 0 0 1 0: ELCTRG00N*1/ELCTRG10N*2/ ELCTRG20N*3 1 1 0 0 1 1: ELCTRG01N*1/ELCTRG11N*2/ ELCTRG21N*3 1 1 1 0 1 0: ELCTRG00N or ELCTRG01N*1 ELCTRG10N or ELCTRG11N*2 ELCTRG20N or ELCTRG21N*3
TRSA[5:0]	A/D conversion start trigger select bits b13 b8 1 1 1 1 1 1: No trigger source selected state 0 0 0 0 0 0: ADTRGn# 0 0 0 0 0 1: TRGA0N 0 0 0 0 1 0: TRGA1N 0 0 0 0 1 1: TRGA2N 0 0 0 1 0 0: TRGA3N 0 0 0 1 0 1: TRGA4N 0 0 0 1 1 0: TRGA6N 0 0 0 1 1 1: TRGA7N 0 0 1 0 0 0: TRG0AN 0 0 1 0 0 1: TRG4AN 0 0 1 0 1 0: TRG4BN 0 0 1 0 1 1: TRG4AN or TRG4BN 0 0 1 1 0 0: TRG4ABN 0 0 1 1 0 1: TRG7AN 0 0 1 1 1 0: TRG7BN 0 0 1 1 1 1: TRG7AN or TRG7BN 0 1 0 0 0 0: TRG7ABN 0 1 0 0 0 1: GTADTRA0N 0 1 0 0 1 0: GTADTRB0N 0 1 0 0 1 1: GTADTRA1N 0 1 0 1 0 0: GTADTRB1N 0 1 0 1 0 1: GTADTRA2N 0 1 0 1 1 0: GTADTRB2N 0 1 0 1 1 1: GTADTRA3N 0 1 1 0 0 0: GTADTRB3N 0 1 1 0 0 1: GTADTRA0N or GTADTRB0N 0 1 1 0 1 0: GTADTRA1N or GTADTRB1N 0 1 1 0 1 1: GTADTRA2N or GTADTRB2N 0 1 1 1 0 0: GTADTRA3N or GTADTRB3N 0 1 1 1 0 1: GTADTRA4N 0 1 1 1 1 0: GTADTRB4N 0 1 1 1 1 1: GTADTRA5N 1 0 0 0 0 0: GTADTRB5N 1 0 0 0 0 1: GTADTRA6N 1 0 0 0 1 0: GTADTRB6N 1 0 0 0 1 1: GTADTRA7N 1 0 0 1 0 0: GTADTRB7N 1 0 0 1 0 1: GTADTRA4N or GTADTRB4N 1 0 0 1 1 0: GTADTRA5N or GTADTRB5N 1 0 0 1 1 1: GTADTRA6N or GTADTRB6N 1 0 1 0 0 0: GTADTRA7N or GTADTRB7N	A/D conversion start trigger select bits b13 b8 1 1 1 1 1 1: No trigger source selected state 0 0 0 0 0 0: ADTRGn# 0 0 0 0 0 1: TRGA0N 0 0 0 0 1 0: TRGA1N 0 0 0 0 1 1: TRGA2N 0 0 0 1 0 0: TRGA3N 0 0 0 1 0 1: TRGA4N 0 0 0 1 1 0: TRGA6N 0 0 0 1 1 1: TRGA7N 0 0 1 0 0 0: TRG0N 0 0 1 0 0 1: TRG4AN 0 0 1 0 1 0: TRG4BN 0 0 1 0 1 1: TRG4AN or TRG4BN 0 0 1 1 0 0: TRG4ABN 0 0 1 1 0 1: TRG7AN 0 0 1 1 1 0: TRG7BN 0 0 1 1 1 1: TRG7AN or TRG7BN 0 1 0 0 0 0: TRG7ABN 0 1 0 0 1 1: TRGA9N 0 1 0 1 0 0: TRG9N 0 1 1 0 0 1: TRGA0N or TRG0N 0 1 1 0 1 0: TRGA9N or TRG9N 0 1 1 0 1 1: TRGA0N or TRGA9N 0 1 1 1 0 0: TRG0N or TRG9N 0 1 1 1 0 1: TMTRG0AN_0 0 1 1 1 1 0: TMTRG0AN_1 0 1 1 1 1 1: TMTRG0AN_2 1 0 0 0 0 0: TMTRG0AN_3 1 0 0 0 0 1: TRG9AEN 1 0 0 0 1 0: TRG0AEN 1 0 0 0 1 1: TRGA09N 1 0 0 1 0 0: TRG09N

Bit	RX63T (S12ADB)	RX66T (S12ADH)
		1 1 0 0 1 0: ELCTRG00N*1/ELCTRG10N*2/ ELCTRG20N*3 1 1 0 0 1 1: ELCTRG01N*1/ELCTRG11N*2/ ELCTRG21N*3 1 1 1 0 1 0: ELCTRG00N or ELCTRG01N*1/ ELCTRG10N or ELCTRG11N*2/ ELCTRG20N or ELCTRG21N*3

Notes: 1. Unit 0
2. Unit 1
3. Unit 2

Table 2.89 Comparison of A/D Conversion Start Triggers Set in ADSTRGR Register (64- and 48-Pin Versions)

Bit	RX63T (S12ADB)	RX66T (S12ADH)
TRSB[4:0] (RX63T) TRSB[5:0] (RX66T)	Group B A/D conversion start trigger select bits b4 b0 1 1 1 1 1: No trigger source selected state 0 0 0 0 1: TRGA0N 0 0 0 1 0: TRGA1N 0 0 0 1 1: TRGA2N 0 0 1 0 0: TRGA3N 0 0 1 0 1: TRGA4N 0 0 1 1 0: TRGA6N 0 0 1 1 1: TRGA7N 0 1 0 0 0: TRG0AN 0 1 0 0 1: TRG4AN 0 1 0 1 0: TRG4BN 0 1 0 1 1: TRG4AN or TRG4BN 0 1 1 0 0: TRG4ABN 0 1 1 0 1: TRG7AN 0 1 1 1 0: TRG7BN 0 1 1 1 1: TRG7AN or TRG7BN 1 0 0 0 0: TRG7ABN 1 0 0 0 1: GTADTRA0N 1 0 0 1 0: GTADTRB0N 1 0 0 1 1: GTADTRA1N 1 0 1 0 0: GTADTRB1N 1 0 1 0 1: GTADTRA2N 1 0 1 1 0: GTADTRB2N 1 0 1 1 1: GTADTRA3N 1 1 0 0 0: GTADTRB3N 1 1 0 0 1: GTADTRA0N or GTADTRB0N 1 1 0 1 0: GTADTRA1N or GTADTRB1N 1 1 0 1 1: GTADTRA2N or GTADTRB2N 1 1 1 0 0: GTADTRA3N or GTADTRB3N	Group B A/D conversion start trigger select bits b5 b0 1 1 1 1 1 1: No trigger source selected state 0 0 0 0 0 1: TRGA0N 0 0 0 0 1 0: TRGA1N 0 0 0 0 1 1: TRGA2N 0 0 0 1 0 0: TRGA3N 0 0 0 1 0 1: TRGA4N 0 0 0 1 1 0: TRGA6N 0 0 0 1 1 1: TRGA7N 0 0 1 0 0 0: TRG0N 0 0 1 0 0 1: TRG4AN 0 0 1 0 1 0: TRG4BN 0 0 1 0 1 1: TRG4AN or TRG4BN 0 0 1 1 0 0: TRG4ABN 0 0 1 1 0 1: TRG7AN 0 0 1 1 1 0: TRG7BN 0 0 1 1 1 1: TRG7AN or TRG7BN 0 1 0 0 0 0: TRG7ABN 0 1 0 0 1 1: TRGA9N 0 1 0 1 0 0: TRG9N 0 1 1 0 0 1: TRGA0N or TRG0N 0 1 1 0 1 0: TRGA9N or TRG9N 0 1 1 0 1 1: TRGA0N or TRGA9N 0 1 1 1 0 0: TRG0N or TRG9N 0 1 1 1 0 1: TMTRG0AN_0 0 1 1 1 1 0: TMTRG0AN_1 0 1 1 1 1 1: TMTRG0AN_2 1 0 0 0 0 0: TMTRG0AN_3 1 0 0 0 0 1: TRG9AEN 1 0 0 0 1 0: TRG0AEN 1 0 0 0 1 1: TRGA09N 1 0 0 1 0 0: TRG09N 1 1 0 0 1 0: ELCTRG00N*1/ELCTRG10N*2/ ELCTRG20N*3 1 1 0 0 1 1: ELCTRG01N*1/ELCTRG11N*2/ ELCTRG21N*3 1 1 1 0 1 0: ELCTRG00N or ELCTRG01N*1 ELCTRG10N or ELCTRG11N*2 ELCTRG20N or ELCTRG21N*3

Bit	RX63T (S12ADB)	RX66T (S12ADH)
TRSA[4:0] (RX63T) TRSA[5:0] (RX66T)	A/D conversion start trigger select bits b12 b8 1 1 1 1 1: No trigger source selected state 0 0 0 0 0: ADTRG0# 0 0 0 0 1: TRGA0N 0 0 0 1 0: TRGA1N 0 0 0 1 1: TRGA2N 0 0 1 0 0: TRGA3N 0 0 1 0 1: TRGA4N 0 0 1 1 0: TRGA6N 0 0 1 1 1: TRGA7N 0 1 0 0 0: TRG0AN 0 1 0 0 1: TRG4AN 0 1 0 1 0: TRG4BN 0 1 0 1 1: TRG4AN or TRG4BN 0 1 1 0 0: TRG4ABN 0 1 1 0 1: TRG7AN 0 1 1 1 0: TRG7BN 0 1 1 1 1: TRG7AN or TRG7BN 1 0 0 0 0: TRG7ABN 1 0 0 0 1: GTADTRA0N 1 0 0 1 0: GTADTRB0N 1 0 0 1 1: GTADTRA1N 1 0 1 0 0: GTADTRB1N 1 0 1 0 1: GTADTRA2N 1 0 1 1 0: GTADTRB2N 1 0 1 1 1: GTADTRA3N 1 1 0 0 0: GTADTRB3N 1 1 0 0 1: GTADTRA0N or GTADTRB0N 1 1 0 1 0: GTADTRA1N or GTADTRB1N 1 1 0 1 1: GTADTRA2N or GTADTRB2N 1 1 1 0 0: GTADTRA3N or GTADTRB3N	A/D conversion start trigger select bits b13 b8 1 1 1 1 1 1: No trigger source selected state 0 0 0 0 0 0: ADTRGn# 0 0 0 0 0 1: TRGA0N 0 0 0 0 1 0: TRGA1N 0 0 0 0 1 1: TRGA2N 0 0 0 1 0 0: TRGA3N 0 0 0 1 0 1: TRGA4N 0 0 0 1 1 0: TRGA6N 0 0 0 1 1 1: TRGA7N 0 0 1 0 0 0: TRG0N 0 0 1 0 0 1: TRG4AN 0 0 1 0 1 0: TRG4BN 0 0 1 0 1 1: TRG4AN or TRG4BN 0 0 1 1 0 0: TRG4ABN 0 0 1 1 0 1: TRG7AN 0 0 1 1 1 0: TRG7BN 0 0 1 1 1 1: TRG7AN or TRG7BN 0 1 0 0 0 0: TRG7ABN 0 1 0 0 1 1: TRGA9N 0 1 0 1 0 0: TRG9N 0 1 1 0 0 1: TRGA0N or TRG0N 0 1 1 0 1 0: TRGA9N or TRG9N 0 1 1 0 1 1: TRGA0N or TRGA9N 0 1 1 1 0 0: TRG0N or TRG9N 0 1 1 1 0 1: TMTRG0AN_0 0 1 1 1 1 0: TMTRG0AN_1 0 1 1 1 1 1: TMTRG0AN_2 1 0 0 0 0 0: TMTRG0AN_3 1 0 0 0 0 1: TRG9AEN 1 0 0 0 1 0: TRG0AEN 1 0 0 0 1 1: TRGA09N 1 0 0 1 0 0: TRG09N 1 1 0 0 1 0: ELCTRG00N*1/ELCTRG10N*2/ ELCTRG20N*3 1 1 0 0 1 1: ELCTRG01N*1/ELCTRG11N*2/ ELCTRG21N*3 1 1 1 0 1 0: ELCTRG00N or ELCTRG01N*1/ ELCTRG10N or ELCTRG11N*2/ ELCTRG20N or ELCTRG21N*3

Notes: 1. Unit 0
2. Unit 1
3. Unit 2

2.31 D/A Converter

Table 2.90 is a comparative overview of the D/A converters, and Table 2.91 is a comparison of D/A converter registers.

Table 2.90 Comparative Overview of D/A Converters

Item	RX63T (DAa)	RX66T (R12DAb)
Resolution	10 bits	12 bits
Output channels	Two channels	Two channels
Measure against mutual interference between analog modules	Measure against interference between D/A and A/D conversion: D/A converted data update timing is controlled by the 10-bit A/D converter synchronous D/A conversion enable input signal from the 10-bit A/D converter (degradation of A/D conversion accuracy caused by interference is reduced by controlling the D/A converter inrush current generation timing with the enable signal).	Measure against interference between D/A and A/D conversion: D/A converted data update timing is controlled by the 12-bit A/D converter synchronous D/A conversion enable signal from the 12-bit A/D converter (unit 2). Therefore, the degradation of A/D conversion accuracy due to interference is reduced by controlling the timing in which the 12-bit D/A converter inrush current occurs, with the enable signal.
Low power consumption function	Module-stop state can be set for each unit.	Module stop state can be set.
Event link function (input)	—	DA0 conversion can be started when an event signal is input.
Destination selection	—	Outputs to the external pin and to the comparator C are separately controllable.
Reference voltage supply pin	AVCC	AVCC2
Reference ground pin	AVSS	AVSS2

Table 2.91 Comparison of D/A Converter Registers

Register	Bit	RX63T (DAa)	RX66T (R12DAb)
DADSELR	—	—	D/A destination select register

2.32 Data Operation Circuit

Table 2.92 is a comparative overview of data operation circuit.

Table 2.92 Comparative Overview of Data Operation Circuit

Item	RX63T (DOC)	RX66T (DOC)
Data operation function	16-bit data comparison, addition, and subtraction	16-bit data comparison, addition, and subtraction
Lower power consumption function	Module stop state can be set.	Module stop state can be set.
Interrupts	The compared values either match or mismatch The result of data addition is greater than FFFFh The result of data subtraction is less than 0000h	• The compared values either match or mismatch • The result of data addition is greater than FFFFh • The result of data subtraction is less than 0000h
Event link function (output)	—	• The compared values either match or mismatch • The result of data addition is greater than FFFFh • The result of data subtraction is less than 0000h

2.33 RAM

Table 2.93 is a comparative overview of RAM, and Table 2.94 is a comparison of RAM registers.

Table 2.93 Comparative Overview of RAM

Item	RX63T (RAM)	RX66T	
		Without ECC Error Correction (RAM)	With ECC Error Correction (ECCRAM)
Capacity	48 KB, 32 KB, 24 KB, 8 KB	64 KB, 128 KB	16 KB
Memory bus	Memory bus 1	Memory bus 1	Memory bus 3
Access	• Single-cycle access is possible for both reading and writing. • On-chip RAM can be enabled or disabled.	• Single-cycle access is possible for both reading and writing. • Enabling or disabling of the RAM is selectable.	Enabling or disabling of the ECC function is selectable. [When MEMWAIT is set to 0] • The ECC function is disabled: Access takes two cycles whether for reading or writing. • The ECC function is enabled (when no error has occurred): Access takes two cycles whether for reading or writing. • The ECC function is enabled (when an error has occurred): Access takes three cycles whether for reading or writing. [When MEMWAIT is set to 1] • The ECC function is disabled: Access takes three cycles whether for reading or writing. • The ECC function is enabled (when no error has occurred): Reading takes three cycles and writing takes four cycles. • The ECC function is enabled (when an error has occurred): Access takes five cycles whether for reading or writing.

Item	RX63T (RAM)	RX66T	
		Without ECC Error Correction (RAM)	With ECC Error Correction (ECCRAM)
Address	• 0000 0000h to 0000 BFFFh (48 KB) • 0000 0000h to 0000 7FFFh (32 KB) • 0000 0000h to 0000 5FFFh (24 KB) • 0000 0000h to 0000 1FFFh (8 KB)	• RAM capacity: 64 KB • 0000 0000h to 0000 FFFFh • RAM capacity: 128 KB • 0000 0000h to 0001 FFFFh	• 00FF C000h to 00FF FFFFh
Data retention function	Not available in deep software standby mode	Not available in deep software standby mode	
Low power consumption function	The module-stop state is selectable.	Transition to the module stop state is separately possible for the RAM and ECCRAM.	
Error checking	—	• Detection of 1-bit errors • A non-maskable interrupt or interrupt is generated in response to an error.	• ECC Error Correction: Correction of 1-bit errors and detection of 2-bit errors • A non-maskable interrupt or interrupt is generated in response to an error.

Table 2.94 Comparison of RAM Registers

Register	Bit	RX63T (RAM)	RX66T (RAM, ECCRAM)
ECCRAMMODE	—	—	ECCRAM operating mode control register
ECCRAM2STS	—	—	ECCRAM 2-bit error status register
ECCRAM1STSEN	—	—	ECCRAM 1-bit error information update enable register
ECCRAM1STS	—	—	ECCRAM 1-bit error status register
ECCRAMPRCR	—	—	ECCRAM protection register
ECCRAM2ECAD	—	—	ECCRAM 2-bit error address capture register
ECCRAM1ECAD	—	—	ECCRAM 1-bit error address capture register
ECCRAMPRCR2	—	—	ECCRAM protection register 2
ECCRAMETST	—	—	ECCRAM test control register
RAMMODE	—	—	RAM operating mode control register
RAMSTS	—	—	RAM error status register
RAMECAD	—	—	RAM error address capture register
RAMPRCR	—	—	RAM protection register

2.34 Flash Memory

Table 2.95 is a comparative overview of flash memory, and Table 2.96 is a comparison of flash memory registers.

Table 2.95 Comparative Overview of Flash Memory

Item	RX63T		RX66T	
	ROM	**E2 DataFlash**	**Code Flash Memory**	**Data Flash Memory**
Memory capacity	• User area: 512 KB, 384 KB, 256 KB, 64 KB, 48 KB, 32 KB, • User boot area: 16 KB	• Data area: 32 KB and 8 KB	• User area: 1 MB, 512 KB, 256 KB • User boot area: 32 KB	• Data area: 32 KB
Address	User area • Products with capacity of 32 KB: FFFF 8000h to FFFF FFFFh • Products with capacity of 48 KB: FFFF 4000h to FFFF FFFFh • Products with capacity of 64 KB: FFFF 0000h to FFFF FFFFh • Products with capacity of 256 KB: FFFC 0000h to FFFF FFFFh • Products with capacity of 384 KB: FFFA 0000h to FFFF FFFFh • Products with capacity of 512 KB: FFF8 0000h to FFFF FFFFh User boot area • FF7F C000h to FF7F FFFFh	• Products with capacity of 32 KB: 0010 0000h to 0010 7FFFh • Products with capacity of 8 KB: 0010 0000h to 0010 1FFFh	User area • Products with capacity of 256 KB: FFFC 0000h to FFFF FFFFh • Products with capacity of 512 KB: FFF8 0000h to FFFF FFFFh • Products with capacity of 1 MB: FFF0 0000h to FFFF FFFFh User boot area • FF7F 8000h to FF7F FFFFh	0010 0000h to 0010 7FFFh

Item	RX63T		RX66T	
	ROM	E2 DataFlash	Code Flash Memory	Data Flash Memory
ROM cache	—		• Capacity: 8 KB • Mapping method: direct mapping • Line size: 16 bytes	—
Read cycle	A read operation takes one cycle of ICLK	A read operation takes six cycles of FCLK in words or bytes	• While ROM cache operation is enabled: When the cache is hit, one cycle; When the cache is missed, — One to two cycles if ICLK ≤ 120 MHz — Two to three cycles if ICLK > 120 MHz • When ROM cache operation is disabled: — One cycle if ICLK ≤ 120 MHz — Two cycles if ICLK > 120 MHz	A read operation takes eight cycles of FCLK in word or byte access
Value after erasure	FFh	Undfined	FFh	Undfined
Programming/ erasing method	• The chip incorporates a dedicated sequencer (FCU) for programming of the ROM/E2 DataFlash. • Programming and erasing the ROM/E2 DataFlash are handled by issuing commands to the FCU.		• The dedicated sequencer (FCU) is incorporated for programming of the flash memory. • Programming and erasing the code flash memory/data flash memory is handled by the FACI commands specified in the FACI command issuing area (007E 0000h). • Programming/erasure through transfer by a flash-memory programmer via a serial interface (serial programming) • Programming/erasure of flash memory by a user program (self-programming)	
Security function	Protects against illicit tampering with or reading out of data in flash memory		Protects against illicit tampering with or reading out of data in flash memory	
Protection function	Protects against erroneous rewriting of the flash memory (software protection, error protection, and boot program protection)		Protects against erroneous rewriting of the flash memory (software protection, error protection, and boot program protection)	
Trusted memory (TM) function	—		Protects against illicit reading of blocks 8 and 9 in the code flash memory	
Background operation (BGO)	The CPU is able to execute program code from the ROM while the E2 DataFlash memory is being programmed or erased.		The user area can be read while the data area is being programmed or erased.	

Item	RX63T		RX66T	
	ROM	E2 DataFlash	Code Flash Memory	Data Flash Memory
Suspension and resumption	• The CPU is able to execute program code from the ROM during suspension of programming or erasure. • The CPU is able to execute program code from the E2 DataFlash during suspension of programming or erasure. • Programming and erasure of the ROM/E2 DataFlash can be restarted (resumed) after suspension.		—	
Units of programming and erasure	• Units of programming for the user area or user boot area: 128 bytes • Units of erasure for the user area: In block units • Units of erasure for the user boot area: 16 KB (Not present in 64- and 48-pin products.)	• Unit of programming for the data area: 2 bytes • Unit of erasure for the data area: Block units	• Units of programming for the user area or user boot area: 256 bytes • Units of erasure for the user area: Block units	• Unit of programming for the data area: 4 bytes • Unit of erasure for the data area: Block units
Blank checking	—	• The blank checking command can be executed to check the erasure state of data flash. • The size of the area to be blank-checked is 2 bytes or 2 KB.	—	• The blank checking command can be executed to check the erasure state of data flash. • The size of the area to be blank-checked is 4 bytes to 32 KB (specify in 4 bytes).
Other functions	Interrupts can be accepted during self-programming.		Interrupts can be accepted during self-programming.	

Item	RX63T		RX66T	
	ROM	**E2 DataFlash**	**Code Flash Memory**	**Data Flash Memory**
On-board programming (Serial programming/ self-programming)	Programming in boot mode — The asynchronous serial interface (SCI1) is used. — The transfer rate is adjusted automatically. — The user boot area can also be programmed. • Programming in USB boot mode (Not present in 112-, 100-, 64-, and 48-pin products.) — USB0 is used. — Dedicated hardware is not required, so direct connection to a PC is possible. • Programming in the user boot mode (Not present in 64- and 48-pin products.) — Able to create original boot programs of the user's making. • Programming by a routine for ROM/E2 DataFlash programming within the user program — This allows ROM/E2 DataFlash programming without resetting the system.		• Programming/erasure in boot mode (for the SCI interface) — The asynchronous serial interface (SCI1) is used. — The transfer rate is adjusted automatically. — The user boot area can also be programmed or erased. • Programming/erasure in boot mode (for the USB interface) — USBb is used. — Dedicated hardware is not required, so direct connection to a PC is possible. • Programming/erasure in boot mode (for the FINE interface) — FINE is used. • Programming/erasure in user boot mode — Able to create original boot programs of the user's making. • Programming/erasure by self-programming — This allows user area/data area programming and erasure without resetting the system.	
Off-board programming (Programming and erasure by parallel programmer)	A Flash programmer can be used to program the user area and user boot area.	A Flash programmer cannot be used to program the data area.	Programming and erasure of the user area and user boot area by using a parallel programmer is possible.	Programming or erasure of the data area by a parallel programmer is not possible.
Unique ID	—		A 12-byte ID code provided for each MCU	

Table 2.96 Comparison of Flash Memory Registers

Register	Bit	RX63T	RX66T
ROMCE	—	—	ROM cache enable register
ROMCIV	—	—	ROM cache invalidate register
NCRGn	—	—	Non-cacheable area n address register (n = 0, 1)
NCRCn	—	—	Non-cacheable area n setting register (n = 0, 1)
FMODR	—	Flash mode register	—
FASTAT	DFLWPE	E2 DataFlash programming/erasure protection violation flag	—
	DFLRPE	E2 DataFlash read protection violation flag	—
	DFLAE (RX63T) DFAE (RX66T)	E2 DataFlash access violation flag	Data flash memory access violation flag
	ROMAE (RX63T) CFAE (RX66T)	ROM access violation flag	Code flash memory access violation flag
FAEINT	DFLWPEIE	E2 DataFlash programming/ erasure protection violation interrupt enable bits	—
	DFLRPEIE	E2 DataFlash read protection violation interrupt enable bit	—
	DFLAEIE (RX63T) DFAEIE (RX66T)	E2 DataFlash access violation interrupt enable bit	Data flash memory access violation interrupt enable bit
	ROMAEIE (RX63T) CFAEIE (RX66T)	ROM access violation interrupt enable bit	Code flash memory access violation interrupt enable bit
DFLRE0	—	E2 DataFlash read enable register 0	—
DFLRE1	—	E2 DataFlash read enable register 1	—
DFLWE0	—	E2 DataFlash P/E enable register 0	—
DFLWE1	—	E2 DataFlash P/E enable register 1	—
FSADDR	—	—	FACI command processing start address register
FEADDR	—	—	FACI command processing end address register
FSTATR0 (RX63T) FSTATR (RX66T)	FLWEERR	—	Flash write/erase protect error flag
	PRGSPD	Programming suspend status flag (b0)	Programming suspend status flag (b8)
	ERSSPD	Erasure suspend status flag (b1)	Erasure suspend status flag (b9)
	DBFULL	—	Data buffer full flag
	SUSRDY	Suspend ready flag (b3)	Suspend ready flag (b11)
	PRGERR	Programming error flag (b4)	Programming error flag (b12)
	ERSERR	Erasure error bit (b5)	Erasure error flag (b13)
	ILGLERR	Illegal command error flag (b6)	Illegal error command flag (b14)
	FRDY	Flash ready flag (b7)	Flash ready flag (b15)
FSTATR1	—	Flash status register 1	—

Register	Bit	RX63T	RX66T
FENTRYR	FENTRY0(RX63T) FENTRYC(RX66T)	ROM P/E mode entry bit 0	Code flash memory P/E mode entry bit
	FEKEY[7:0] (RX63T) KEY[7:0] (RX66T)	key code bits	Key code bits
FPROTR	FPKEY[7:0] (RX63T) KEY[7:0] (RX66T)	key code bits	Key code bits
FRESETR	—	Flash reset register	—
FSUINITR	—	—	Flash sequencer set-up initialization register
FLKSTAT	—	—	Lock bit status register
DFLBCCNT	—	E2 DataFlash blank check control register	—
FBCCNT	—	—	Data flash blank check control register
DFLBCSTAT (RX63T) FBCSTAT (RX66T)	BCST	Blank check status DFLBCSTAT is a 16-bit register.	Blank check status flag FBCSTAT is an 8-bit register.
FPSADDR	—	—	Data flash programming start address register
PCKAR (RX63T) FPCKAR (RX66T)	PCKA[7:0]	Peripheral clock notification bits These bits are used to set the FlashIF clock (FCLK) at the programming/erasure for the ROM/E2 DataFlash.	Flash sequencer processing clock frequency notification register bits These bits are used to set the frequency of the FlashIF clock (FCLK) and notify the flash sequencer of the frequency used
	KEY[7:0]	—	Key code bits
UIDRn	—	—	Unique ID register n (n = 0 to 2)

2.35 Packages

As indicated in Table 2.97, there are discrepancies in the package drawing codes and availability of some package types, and this should be borne in mind at the board design stage. For details, refer to Design Guide for Migration between RX Family: Differences in Package External form (R01AN4591EJ).

Table 2.97 Packages

Package Type	Renesas Code	
	RX63T	**RX66T**
144-pin LFQFP	PLQP0144KA-A	PLQP0144KA-B
120-pin LQFP	○	×
112-pin LQFP	PLQP0112JA-A	PLQP0112JA-B
100-pin LFQFP	PLQP0100KB-A	PLQP0100KB-B
80-pin LFQFP	×	○
64-pin LFQFP	PLQP0064KB-A	PLQP0064KB-C
48-pin LQFP	PLQP0048KB-A	PLQP0048KB-B

○: Package available (Renesas code omitted); ×: Package not available

3. Comparison of Pin Functions

This section presents a comparative description of pin functions as well as a comparison of the pins for the power supply, clocks, and system control. Items that exist only on one group are indicated by **blue text**. Items that exists on both groups with different specifications are indicated by **red text**. **Black text** indicates there is no differences in the item's specifications between groups.

3.1 144-Pin Package (RX66T: With PGA Pseudo-Differential Input and USB Pins)

Table 3.1 is comparative listing of the pin functions of 144-pin package products (RX66T: with PGA pseudo-differential input and USB pins).

Table 3.1 Comparative Listing of 144-Pin Package Pin Functions (RX66T: With PGA Pseudo-Differential Input and USB Pins)

144-Pin	RX63T	RX66T (With PGA Pseudo-Differential Input and USB Pins)
1	VCC_USB	P14/MTIOC4B/MTIOC4B#/GTIOC2A/ GTIOC9A/GTIOC2A#/GTIOC9A#/IRQ11
2	PE5/BCLK/USB0_VBUS/IRQ0	P13/MTIOC4A/MTIOC4A#/GTIOC1A/ GTIOC8A/GTIOC1A#/GTIOC8A#/IRQ10
3	EMLE	P12/MTIOC3B/MTIOC3B#/GTIOC0A/ GTIOC7A/GTIOC0A#/GTIOC7A#/IRQ9
4	TRSYNC/P03/RXD2/SMISO2/SSCL2/IRQ7	PE6/RD#/GTETRGA/GTETRGB/ GTETRGC/GTETRGD/POE10#/IRQ3
5	TRDATA3/P02/TXD2/SMOSI2/SSDA2	PE5/BCLK/MTIOC9D/MTIOC9D#/ GTIOC3A/GTETRGB/GTIOC3A#/ GTETRGD/SCK9/CTS9#/RTS9#/SS9#/ IRQ0/ADST0
6	VSS	VCC
7	P01/RD#/CTS0#/RTS0#/SS0#/USB0_DRPD	EMLE
8	VCL	VSS
9	P00/CS1#/CACREF	UB/P00/A11/MTIOC9A/MTIOC9A#/ CACREF/RXD9/SMISO9/SSCL9/RXD12/ SMISO12/SSCL12/RXDX12/IRQ2/ADST1/ COMP0
10	MD/FINED	VCL
11	PE4/A10/POE10#/MTCLKC/IRQ1	MD/FINED
12	PE3/A11/POE11#/MTCLKD/IRQ2-DS	P01/A10/MTIOC9C/MTIOC9C#/GTETRGA/ GTETRGB/GTETRGC/GTETRGD/ POE12#/TXD9/SMOSI9/SSDA9/TXD12/ SMOSI12/SSDA12/TXDX12/SIOX12/IRQ4/ ADST2/COMP1
13	TRDATA2/P14/SCK2	PE4/A9/MTCLKC/MTCLKC#/GTETRGA/ GTETRGB/GTETRGC/GTETRGD/POE10#/ SCK9/IRQ1
14	VCC	PE3/A8/MTCLKD/MTCLKD#/GTETRGA/ GTETRGB/GTETRGC/GTETRGD/ POE11#/CTS9#/RTS9#/SS9#/IRQ2_DS
15	P13/CTS2#/RTS2#/SS2#/USB0_VBUSEN	RES#
16	RES#	XTAL/P37
17	XTAL	VSS
18	VSS	EXTAL/P36
19	EXTAL	VCC
20	VCC	UPSEL/PE2/POE10#/NMI

144-Pin	RX63T	RX66T (With PGA Pseudo-Differential Input and USB Pins)
21	PE2/POE10#/NMI	PE1/WR0#/WR#/MTIOC9D/MTIOC9D#/ TMO5/CTS5#/RTS5#/SS5#/CTS12#/ RTS12#/SS12#/SSLA3/IRQ15
22	PE1/WR0#/WR#/CTS12#/RTS12#/SS12#/ SSLA3/SSLB3/USB0_OVRCURA	PE0/WR1#/BC1#/WAIT#/MTIOC9B/ MTIOC9B#/TMCI1/TMCI5/RXD5/SMISO5/ SSCL5/SSLA2/CRX0/USB0_OVRCURB/ IRQ7
23	PE0/WR1#/BC1#/WAIT#/SSLA2/SSLB2/ CRX1/USB0_OVRCURB/IRQ7	TRST#/PD7/MTIOC9A/MTIOC9A#/ GTIOC0A/GTIOC3A/GTIOC0A#/GTIOC3A#/ TMRI1/TMRI5/TXD5/SMOSI5/SSDA5/ SSLA1/CTX0/IRQ8
24	PD7/GTIOC0A/CTS0#/RTS0#/SS0#/SSLA1/ SSLB1/CTX1	TMS/PD6/MTIOC9C/MTIOC9C#/GTIOC0B/ GTIOC3B/GTIOC0B#/GTIOC3B#/TMO1/ CTS1#/RTS1#/SS1#/CTS11#/RTS11#/ SS11#/SSLA0/IRQ5/ADST0
25	PD6/GTIOC0B/SSLA0/SSLB0	TDI/PD5/GTIOC1A/GTETRGA/GTIOC1A#/ TMRI0/TMRI6/RXD1/SMISO1/SSCL1/ RXD11/SMISO11/SSCL11/IRQ6
26	PD5/GTIOC1A/RXD1/SMISO1/SSCL1/IRQ6	TCK/PD4/GTIOC1B/GTETRGB/GTIOC1B#/ TMCI0/TMCI6/SCK1/SCK11/IRQ2
27	VSS	TDO/PD3/GTIOC2A/GTETRGC/GTIOC2A#/ TMO0/TXD1/SMOSI1/SSDA1/TXD11/ SMOSI11/SSDA11
28	PD4/GTIOC1B/SCK1	TRCLK/PD2/A7/GTIOC2B/GTIOC0A/ GTIOC2B#/GTIOC0A#/TMCI1/TMO4/SCK5/ SCK8/MOSIA/USB0_VBUS
29	PD3/GTIOC2A/TXD1/SMOSI1/SSDA1	TRDATA3/PD1/A6/GTIOC3A/GTIOC0B/ GTIOC3A#/GTIOC0B#/TMO2/RXD8/ SMISO8/SSCL8/MISOA
30	PD2/CS2#/GTIOC2B/MOSIA/MOSIB/ USB0_ID	TRDATA2/PD0/A5/GTIOC3B/GTIOC1A/ GTIOC3B#/GTIOC1A#/TMO6/TXD8/ SMOSI8/SSDA8/RSPCKA
31	PD1/CS0#/GTIOC3A/MISOA/MISOB/ USB0_EXICEN	TRDATA7/PF3/A19/CS3#/GTETRGA/TMO7/ CTS11#/RTS11#/SS11#/CRX0/IRQ14/ COMP0
32	PD0/A12/GTIOC3B/RSPCKA/RSPCKB	TRDATA6/PF2/A18/CS2#/GTETRGB/TMO3/ SCK11/CTX0/IRQ5/COMP1
33	PF4/CS3#	TRDATA5/PF1/A17/CS1#/GTETRGC/TMO5/ RXD11/SMISO11/SSCL11/IRQ13/COMP2
34	PF3/TXD1/SMOSI1/SSDA1	TRDATA4/PF0/A0/BC0#/GTETRGD/TMO1/ TXD11/SMOSI11/SSDA11/IRQ12/COMP3
35	PF2/CS1#/RXD1/SMISO1/SSCL1/IRQ5	USB0_DM
36	TRST#/PF1	USB0_DP
37	TMS/PF0	VSS_USB
38	PB7/A19/SCK12	VCC_USB
39	PB6/A18/RXD12/SMISO12/SSCL12/ RXDX12/CRX1/IRQ2	TRDATA1/PB7/A4/GTIOC1B/GTIOC1B#/ SCK5/SCK11/SCK12/USB0_OVRCURB
40	PB5/A17/TXD12/SMOSI12/SSDA12/ TXDX12/SIOX12/CTX1	TRDATA0/PB6/A3/GTIOC2A/GTIOC2A#/ RXD5/SMISO5/SSCL5/RXD11/SMISO11/ SSCL11/RXD12/SMISO12/SSCL12/RXDX12/ CRX0/USB0_OVRCURA/IRQ2

144-Pin	RX63T	RX66T (With PGA Pseudo-Differential Input and USB Pins)
41	PLLVCC	TRSYNC/PB5/A2/GTIOC2B/GTIOC2B#/ TXD5/SMOSI5/SSDA5/TXD11/SMOSI11/ SSDA11/TXD12/SMOSI12/SSDA12/TXDX12/ SIOX12/CTX0/USB0_VBUSEN
42	PB4/A16/POE8#/GTETRG0/IRQ3-DS	VCC
43	PLLVSS	TRSYNC1/PB4/A1/GTETRGA/GTETRGB/ GTETRGC/GTETRGD/POE8#/CTS5#/ RTS5#/SS5#/SCK11/CTS11#/RTS11#/ SS11#/USB0_OVRCURB/IRQ3_DS
44	TDI/RXD1*1	VSS
45	TCK/FINEC	PC2/CS1#/MTIOC0D/MTIOC0D#/ GTADSM0/SCK8/USB0_ID/ USB0_OVRCURA/IRQ15/ADSM0/COMP5
46	TDO/TXD1*1	PC1/A16/MTIOC0C/MTIOC0C#/GTADSM1/ TXD8/SMOSI8/SSDA8/USB0_EXICEN/ USB0_VBUSEN/IRQ13/ADSM1/COMP4
47	PB3/A15/MTIOC0A/CACREF/SCK0	PC0/CS0#/MTIOC0B/MTIOC0B#/RXD8/ SMISO8/SSCL8/USB0_VBUS/IRQ12/ COMP3
48	PB2/MTIOC0B/TXD0/SMOSI0/SSDA0/ SDA0	PB3/A7/MTIOC0A/MTIOC0A#/CACREF/ SCK6/RSPCKA/IRQ9
49	PB1/MTIOC0C/RXD0/SMISO0/SSCL0/ SCL0/IRQ4	PB2/A6/MTIOC0B/MTIOC0B#/GTADSM0/ TMRI0/TXD6/SMOSI6/SSDA6/SDA0/ADSM0
50	PB0/A14/MTIOC0D/MOSIA/MOSIB	PB1/A5/MTIOC0C/MTIOC0C#/GTADSM1/ TMCI0/RXD6/SMISO6/SSCL6/SCL0/IRQ4/ ADSM1
51	TRDATA1/PA6/CS3#/CTS3#/RTS3#/SS3#	PB0/A0/BC0#/A4/MTIOC0D/MTIOC0D#/ TMO0/TXD6/SMOSI6/SSDA6/CTS11#/ RTS11#/SS11#/MOSIA/IRQ8/ADTRG2#
52	PA5/MTIOC1A/RXD0/SMISO0/SSCL0/ MISOA/MISOB/ADTRG1#	PA7/A15/MTCLKA/MTCLKC/MTCLKA#/ MTCLKC#/GTADSM0/TMO2/RXD11/ SMISO11/SSCL11/RXD12/SMISO12/ SSCL12/RXDX12/CRX0/ADSM0
53	PA4/MTIOC1B/TXD0/SMOSI0/SSDA0/ RSPCKA/RSPCKB/ADTRG0#	PA6/A14/MTCLKB/MTCLKD/MTCLKB#/ MTCLKD#/GTADSM1/TMO6/TXD11/ SMOSI11/SSDA11/TXD12/SMOSI12/ SSDA12/TXDX12/SIOX12/CTX0/IRQ7/ ADSM1
54	PA3/MTIOC2A/SCK0/SSLA0/SSLB0	PA5/A3/MTIOC1A/MTIOC1A#/TMCI3/ RXD6/SMISO6/SSCL6/RXD8/SMISO8/ SSCL8/MISOA/IRQ1/ADTRG1#
55	PA2/MTIOC2B/RXD2/SMISO2/SSCL2/ SSLA1/SSLB1	PA4/A2/MTIOC1B/MTIOC1B#/TMCI7/ SCK6/TXD8/SMOSI8/SSDA8/RSPCKA/ ADTRG0#
56	PA1/MTIOC6A/TXD2/SMOSI2/SSDA2/ SSLA2/SSLB2	PA3/A1/MTIOC2A/MTIOC2A#/GTADSM0/ TMRI7/TXD9/SMOSI9/SSDA9/SCK8/SSLA0
57	PA0/MTIOC6C/SCK2/SSLA3/SSLB3	PA2/A0/BC0#/MTIOC2B/MTIOC2B#/ GTADSM1/TMO7/CTS6#/RTS6#/SS6#/ RXD9/SMISO9/SSCL9/SCK11 /SSLA1
58	TRDATA0/P35/TXD3/SMOSI3/SSDA3	PA1/MTIOC6A/MTIOC6A#/TMO4/TXD9/ SMOSI9/SSDA9/RXD11/SMISO11/SSCL11/ SSLA2/CRX0/USB0_ID/USB0_OVRCURA/ IRQ14_DS/ADTRG0#

144-Pin	RX63T	RX66T (With PGA Pseudo-Differential Input and USB Pins)
59	TRCLK/P34/GTETRG1/RXD3/SMISO3/ SSCL3/IRQ3	PA0/MTIOC6C/MTIOC6C#/TMO2/SCK9/ TXD11/SMOSI11/SSDA11/SSLA3/CTX0/ USB0_EXICEN/USB0_VBUSEN
60	VCC	P35/A13/MTIOC2A/MTIOC9A/MTIOC2A#/ MTIOC9A#/GTADSM0/TMO0/CTS8#/ RTS8#/SS8#/TXD1/SMOSI1/SSDA1/IRQ6
61	P96/A13/POE4#/RXD1/SMISO1/SSCL1/ IRQ4-DS	P34/A12/MTIOC2B/MTIOC9B/MTIOC2B#/ MTIOC9B#/GTADSM1/GTETRGB/TMO4/ CTS9#/RTS9#/SS9#/RXD1/SMISO1/SSCL1/ USB0_OVRCURB/IRQ3
62	PG6/CS2#/SCK1	PC6/MTIOC1A/MTIOC9C/MTIOC1A#/ MTIOC9C#/RXD11/SMISO11/SSCL11/ CRX0/IRQ11_DS
63	VSS	PC5/MTIOC1B/MTIOC9D/MTIOC1B#/ MTIOC9D#/TXD11/SMOSI11/SSDA11/CTX0/ IRQ10_DS
64	P95/MTIOC6B/GTIOC4A/TXD1/SMOSI1/ SSDA1	VCC
65	P94/MTIOC7A/GTIOC5A/CTS1#/RTS1#/ SS1#	P96/CS0#/WAIT#/GTETRGA/GTETRGB/ GTETRGC/GTETRGD/POE4#/CTS8#/ RTS8#/SS8#/IRQ4_DS
66	P93/MTIOC7B/GTIOC6A/CTS2#/RTS2#/ SS2#	VSS
67	P92/MTIOC6D/GTIOC4B	P95/MTIOC6B/MTIOC6B#/GTIOC4A/ GTIOC7A/GTIOC4A#/GTIOC7A#
68	P91/MTIOC7C/GTIOC5B	P94/MTIOC7A/MTIOC7A#/GTIOC5A/ GTIOC8A/GTIOC5A#/GTIOC8A#
69	P90/MTIOC7D/GTIOC6B	P93/MTIOC7B/MTIOC7B#/GTIOC6A/ GTIOC9A/GTIOC6A#/GTIOC9A#
70	PG5/POE12#/SCK3/ADTRG#	P92/MTIOC6D/MTIOC6D#/GTIOC4B/ GTIOC7B/GTIOC4B#/GTIOC7B#
71	PG4/GTIOC6B/RXD3/SMISO3/SSCL3/IRQ6	P91/MTIOC7C/MTIOC7C#/GTIOC5B/ GTIOC8B/GTIOC5B#/GTIOC8B#
72	PG3/GTIOC6A/TXD3/SMOSI3/SSDA3	P90/MTIOC7D/MTIOC7D#/GTIOC6B/ GTIOC9B/GTIOC6B#/GTIOC9B#
73	PG2/SCK2/IRQ2	P76/D0 [A0/D0]/MTIOC4D/MTIOC4D#/ GTIOC2B/GTIOC6B/GTIOC2B#/GTIOC6B#
74	PG1/GTIOC7B/RXD2/SMISO2/SSCL2/IRQ1	P75/D1 [A1/D1]/MTIOC4C/MTIOC4C#/ GTIOC1B/GTIOC5B/GTIOC1B#/GTIOC5B#
75	PG0/GTIOC7A/TXD2/SMOSI2/SSDA2/IRQ0	P74/D2 [A2/D2]/MTIOC3D/MTIOC3D#/ GTIOC0B/GTIOC4B/GTIOC0B#/GTIOC4B#
76	P76/D0 [A0/D0]/MTIOC4D/GTIOC2B	P73/D3 [A3/D3]/MTIOC4B/MTIOC4B#/ GTIOC2A/GTIOC6A/GTIOC2A#/GTIOC6A#
77	P75/D1 [A1/D1]/MTIOC4C/GTIOC1B	P72/D4 [A4/D4]/MTIOC4A/MTIOC4A#/ GTIOC1A/GTIOC5A/GTIOC1A#/GTIOC5A#
78	P74/D2 [A2/D2]/MTIOC3D/GTIOC0B	P71/D5 [A5/D5]/MTIOC3B/MTIOC3B#/ GTIOC0A/GTIOC4A/GTIOC0A#/GTIOC4A#
79	P73/D3 [A3/D3]/MTIOC4B/GTIOC2A	P70/D6 [A6/D6]/GTETRGA/GTETRGB/ GTETRGC/GTETRGD/POE0#/CTS9#/ RTS9#/SS9#/IRQ5_DS
80	P72/D4 [A4/D4]/MTIOC4A/GTIOC1A	PG2/D11 [A11/D11]/GTETRGA/GTIOC0B/ GTIOC0B#/SCK9/IRQ2/COMP0

144-Pin	RX63T	RX66T (With PGA Pseudo-Differential Input and USB Pins)
81	P71/D5 [A5/D5]/MTIOC3B/GTIOC0A	PG1/D12 [A12/D12]/GTIOC0A/GTIOC0A#/TXD9/SMOSI9/SSDA9/IRQ1/COMP1
82	P70/D6 [A6/D6]/POE0#/CTS1#/RTS1#/SS1#/IRQ5-DS	PG0/D13 [A13/D13]/GTIOC1B/GTIOC1B#/RXD9/SMISO9/SSCL9/IRQ0/COMP2
83	P33/D7 [A7/D7]/MTIOC3A/MTCLKA/SSLA3/SSLB3	PK2/D14 [A14/D14]/GTIOC1A/GTIOC1A#/POE12#/CTS9#/RTS9#/SS9#/SCK5/IRQ9_DS/COMP3
84	P32/D8 [A8/D8]/MTIOC3C/MTCLKB/SSLA2/SSLB2	PK1/D15 [A15/D15]/GTIOC2B/GTIOC2B#/POE13#/CTS8#/RTS8#/SS8#/TXD5/SMOSI5/SSDA5/IRQ8_DS/COMP4
85	VCC	PK0/CS1#/GTIOC2A/GTIOC2A#/POE14#/RXD5/SMISO5/SSCL5/IRQ15_DS/COMP5
86	P31/D9 [A9/D9]/MTIOC0A/MTCLKC/SSLA1/SSLB1	P33/D7 [A7/D7]/MTIOC3A/MTCLKA/MTIOC3A#/MTCLKA#/GTIOC3B/GTIOC3B#/TMO0/SSLA3/IRQ13_DS
87	VSS	P32/D8 [A8/D8]/MTIOC3C/MTCLKB/MTIOC3C#/MTCLKB#/GTIOC3A/GTIOC3A#/TMO6/SSLA2/IRQ12_DS
88	P30/D10 [A10/D10]/MTIOC0B/MTCLKD/SCK0/SSLA0/SSLB0	VCC
89	P26/CS0#/TXD1/SMOSI1/SSDA1/SDA1	P31/D9 [A9/D9]/MTIOC0A/MTCLKC/MTIOC0A#/MTCLKC#/TMRI6/SSLA1/IRQ6
90	P25/CS1#/SCK1/SCL1	VSS
91	P24/D11 [A11/D11]/CTS0#/RTS0#/SS0#/RSPCKA/RSPCKB/IRQ4	P30/D10 [A10/D10]/MTIOC0B/MTCLKD/MTIOC0B#/MTCLKD#/TMCI6/SCK8/CTS8#/RTS8#/SS8#/SSLA0/IRQ7/COMP3
92	P23/D12 [A12/D12]/CACREF/TXD0/SMOSI0/SSDA0/MOSIA/MOSIB/CTX1	P27/CS3#/MTIOC1A/MTIOC0C/MTIOC1A#/MTIOC0C#/POE9#/IRQ15
93	P22/D13 [A13/D13]/RXD0/SMISO0/SSCL0/MISOA/MISOB/CRX1/ADTRG#	P26/CS2#/MTIOC9A/MTIOC9A#/CTS1#/RTS1#/SS1#/IRQ11/ADST0
94	P21/D14 [A14/D14]/MTCLKA/IRQ6-DS/ADTRG1#	P25/CS3#/MTIOC9C/MTIOC9C#/SCK1/IRQ10/ADST1
95	P20/D15 [A15/D15]/MTCLKB/IRQ7-DS/ADTRG0#	P24/D11 [A11/D11]/MTIC5U/MTIC5U#/TMCI2/TMO6/CTS8#/RTS8#/SS8#/SCK8/RSPCKA/IRQ4/COMP0
96	PC5/AN19	P23/D12 [A12/D12]/MTIC5V/MTIC5V#/TMO2/CACREF/TXD8/SMOSI8/SSDA8/TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/MOSIA/CTX0/IRQ11/COMP1
97	PC4/AN18	P22/D13 [A13/D13]/MTIC5W/MTCLKD/MTIC5W#/MTCLKD#/MTIOC9B/TMRI2/TMO4/RXD8/SMISO8/SSCL8/RXD12/SMISO12/SSCL12/RXDX12/MISOA/CRX0/IRQ10/ADTRG2#/COMP2
98	P65/A0/BC0#/AN5	PC4/A20/MTIOC9B/MTIOC9B#/TXD1/SMOSI1/SSDA1/TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/ADST2/COMP5
99	P64/A1/AN4	PC3/MTIOC9D/MTIOC9D#/RXD1/SMISO1/SSCL1/RXD12/SMISO12/SSCL12/RXDX12/IRQ14/COMP4

144-Pin	RX63T	RX66T (With PGA Pseudo-Differential Input and USB Pins)
100	PC3/AN17	P21/D14 [A14/D14]/MTIOC9A/MTCLKA/ MTIOC9A#/MTCLKA#/TMCI4/TXD8/SMOSI8/ SSDA8/TXD12/SMOSI12/SSDA12/TXDX12/ SIOX12/MOSIA/IRQ6_DS/AN217/ADTRG1#/ COMP5
101	PC2/AN16	P20/D15 [A15/D15]/MTIOC9C/MTCLKB/ MTIOC9C#/MTCLKB#/TMRI4/CTS8#/RTS8#/ SS8#/SCK8/RSPCKA/IRQ7_DS/AN216/ ADTRG0#/COMP4
102	AVCC	P65/A12/IRQ9/AN211/CMPC53/DA1
103	VREF	P64/A13/IRQ8/AN210/CMPC33/DA0
104	AVSS	AVCC2
105	PC1/AN15	AVCC2
106	PC0/AN14	AVSS2
107	P63/A2/AN3	P63/A14/A12/IRQ7/AN209/CMPC23
108	P62/A3/AN2	P62/A15/A13/IRQ6/AN208/CMPC43
109	P61/A4/AN1	P61/A16/A14/IRQ5/AN207/CMPC13
110	P60/A5/AN0	P60/A17/A15/IRQ4/AN206/CMPC03
111	P57/AN13	P55/A18/A16/IRQ3/AN203/CMPC32
112	P56/AN12	P54/A19/A17/IRQ2/AN202/CMPC22
113	P55/AN11/DA1	P53/A20/A18/IRQ1/AN201/CMPC12
114	P54/AN10/DA0	P52/IRQ0/AN200/CMPC02
115	P53/A6/AN9	P51/AN205/CMPC52
116	P52/A7/AN8	P50/AN204/CMPC42
117	P51/AN7	PH7/AN106/CVREFC1
118	P50/AN6	PH6/AN105
119	P47/AN103/CVREFH	PH5/AN104
120	P46/AN102	P47/AN103
121	P45/AN101	P46/AN102/CMPC50/CMPC51
122	P44/AN100	P45/AN101/CMPC40/CMPC41
123	P43/AN003/CVREFL	P44/AN100/CMPC30/CMPC31
124	P42/AN002	PH4/AN107/PGAVSS1
125	P41/AN001	PH3/AN006/CVREFC0
126	P40/AN000	PH2/AN005
127	AVCC0	PH1/AN004
128	VREFH0	P43/AN003
129	VREFL0	P42/AN002/CMPC20/CMPC21
130	AVSS0	P41/AN001/CMPC10/CMPC11
131	P82/WAIT#/MTIC5U/SCK12/IRQ3	P40/AN000/CMPC00/CMPC01
132	P81/A8/MTIC5V/TXD12/SMOSI12/ SSDA12/TXDX12/SIOX12	PH0/AN007/PGAVSS0
133	VSS	AVCC1
134	P80/A9/MTIC5W/RXD12/SMISO12/ SSCL12/RXDX12/IRQ5	AVCC0
135	P12/CS3#/USB0_DPRPD	AVSS0
136	P11/ALE/MTCLKC/IRQ1-DS	AVSS1
137	P10/MTCLKD/IRQ0-DS	P82/ALE/WAIT#/MTIC5U/MTIC5U#/TMO4/ SCK6/SCK12/IRQ3/COMP5

144-Pin	RX63T	RX66T (With PGA Pseudo-Differential Input and USB Pins)
138	P05/CS2#/WAIT#	P81/CS2#/MTIC5V/MTIC5V#/TMCI4/TXD6/SMOSI6/SSDA6/TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/COMP4
139	VCC	P80/CS1#/MTIC5W/MTIC5W#/TMRI4/RXD6/SMISO6/SSCL6/RXD12/SMISO12/SSCL12/RXDX12/IRQ5/COMP3
140	P04	P11/RD#/MTIOC3A/MTCLKC/MTIOC3A#/MTCLKC#/MTIOC9D/GTIOC3B/GTETRGA/GTIOC3B#/GTETRGC/TMO3/POE9#/IRQ1_DS
141	USB0_DPUPE	P10/MTIOC9B/MTCLKD/MTIOC9B#/MTCLKD#/GTETRGB/GTETRGD/TMRI3/POE12#/CTS6#/RTS6#/SS6#/IRQ0_DS
142	VSS_USB	P17/MTIOC4D/MTIOC4D#/GTIOC2B/GTIOC9B/GTIOC2B#/GTIOC9B#/IRQ14
143	USB0_DM	P16/MTIOC4C/MTIOC4C#/GTIOC1B/GTIOC8B/GTIOC1B#/GTIOC8B#/IRQ13
144	USB0_DP	P15/MTIOC3D/MTIOC3D#/GTIOC0B/GTIOC7B/GTIOC0B#/GTIOC7B#/IRQ12

Note: 1. Available for use as SCI pin only in boot mode.

3.2 112-Pin Package (RX66T: With PGA Pseudo-Differential Input and Without USB Pins)

Table 3.2 is comparative listing of the pin functions of 112-pin package products (RX66T: with PGA pseudo-differential input and without USB pins).

Table 3.2 Comparative Listing of 112-Pin Package Pin Functions (RX66T: With PGA Pseudo-Differential Input and Without USB Pins)

112-Pin	RX63T	RX66T (With PGA Pseudo-Differential Input and Without USB Pins)
1	PE5/BCLK/IRQ0	P14/MTIOC4B/MTIOC4B#/GTIOC2A/ GTIOC9A/GTIOC2A#/GTIOC9A#/IRQ11
2	EMLE	P13/MTIOC4A/MTIOC4A#/GTIOC1A/ GTIOC8A/GTIOC1A#/GTIOC8A#/IRQ10
3	VSS	P12/MTIOC3B/MTIOC3B#/GTIOC0A/ GTIOC7A/GTIOC0A#/GTIOC7A#/IRQ9
4	P01/RD#/CTS0#/RTS0#/SS0#	PE5/BCLK/MTIOC9D/MTIOC9D#/GTIOC3A/ GTETRGB/GTIOC3A#/GTETRGD/SCK9/ CTS9#/RTS9#/SS9#/IRQ0/ADST0
5	VCL	EMLE
6	P00/CS1#/CACREF	VSS
7	MD/FINED	UB/P00/A11/MTIOC9A/MTIOC9A#/CACREF/ RXD9/SMISO9/SSCL9/RXD12/SMISO12/ SSCL12/RXDX12/IRQ2/ADST1/COMP0
8	PE4/A10/POE10#/MTCLKC/IRQ1	VCL
9	PE3/A11/POE11#/MTCLKD/IRQ2-DS	MD/FINED
10	RES#	P01/A10/MTIOC9C/MTIOC9C#/GTETRGA/ GTETRGB/GTETRGC/GTETRGD/POE12#/ TXD9/SMOSI9/SSDA9/TXD12/SMOSI12/ SSDA12/TXDX12/SIOX12/IRQ4/ADST2/ COMP1
11	XTAL	PE4/A9/MTCLKC/MTCLKC#/GTETRGA/ GTETRGB/GTETRGC/GTETRGD/POE10#/ SCK9/IRQ1
12	VSS	PE3/A8/MTCLKD/MTCLKD#/GTETRGA/ GTETRGB/GTETRGC/GTETRGD/POE11#/ CTS9#/RTS9#/SS9#/IRQ2_DS
13	EXTAL	RES#
14	VCC	XTAL/P37
15	PE2/POE10#/NMI	VSS
16	PE1/WR0#/WR#/CTS12#/RTS12#/SS12#/ SSLA3/SSLB3	EXTAL/P36
17	PE0/WR1#/BC1#/WAIT#/SSLA2/SSLB2/ CRX1/IRQ7	VCC
18	PD7/GTIOC0A/CTS0#/RTS0#/SS0#/ SSLA1/SSLB1/CTX1	PE2/POE10#/NMI
19	PD6/GTIOC0B/SSLA0/SSLB0	PE1/WR0#/WR#/MTIOC9D/MTIOC9D#/ TMO5/CTS5#/RTS5#/SS5#/CTS12#/ RTS12#/SS12#/SSLA3/IRQ15
20	PD5/GTIOC1A/RXD1/SMISO1/SSCL1/IRQ6	PE0/WR1#/BC1#/WAIT#/MTIOC9B/ MTIOC9B#/TMCI1/TMCI5/RXD5/SMISO5/ SSCL5/SSLA2/CRX0/IRQ7

112-Pin	RX63T	RX66T (With PGA Pseudo-Differential Input and Without USB Pins)
21	PD4/GTIOC1B/SCK1	TRST#/PD7/MTIOC9A/MTIOC9A#/ GTIOC0A/GTIOC3A/GTIOC0A#/GTIOC3A#/ TMRI1/TMRI5/TXD5/SMOSI5/SSDA5/ SSLA1/CTX0/IRQ8
22	PD3/GTIOC2A/TXD1/SMOSI1/SSDA1	TMS/PD6/MTIOC9C/MTIOC9C#/GTIOC0B/ GTIOC3B/GTIOC0B#/GTIOC3B#/TMO1/ CTS1#/RTS1#/SS1#/CTS11#/RTS11#/ SS11#/SSLA0/IRQ5/ADST0
23	PD2/CS2#/GTIOC2B/MOSIA/MOSIB	TDI/PD5/GTIOC1A/GTETRGA/GTIOC1A#/ TMRI0/TMRI6/RXD1/SMISO1/SSCL1/ RXD11/SMISO11/SSCL11/IRQ6
24	PD1/CS0#/GTIOC3A/MISOA/MISOB	TCK/PD4/GTIOC1B/GTETRGB/ GTIOC1B#/TMCI0/TMCI6/SCK1/SCK11/IRQ 2
25	PD0/A12/GTIOC3B/RSPCKA/RSPCKB	TDO/PD3/GTIOC2A/GTETRGC/GTIOC2A#/ TMO0/TXD1/SMOSI1/SSDA1/TXD11/ SMOSI11/SSDA11
26	TDI/PF4/CS3#/RXD1*1	TRCLK/PD2/A7/GTIOC2B/GTIOC0A/ GTIOC2B#/GTIOC0A#/TMCI1/TMO4/ SCK5/SCK8/MOSIA
27	TCK/FINEC/PF3/TXD1/SMOSI1/SSDA1	TRDATA3/PD1/A6/GTIOC3A/GTIOC0B/ GTIOC3A#/GTIOC0B#/TMO2/RXD8/ SMISO8/SSCL8/MISOA
28	TDO/PF2/CS1#/RXD1/SMISO1/SSCL1/ TXD1*1/IRQ5	TRDATA2/PD0/A5/GTIOC3B/GTIOC1A/ GTIOC3B#/GTIOC1A#/TMO6/TXD8/ SMOSI8/SSDA8/RSPCKA
29	PB7/A19/SCK12	TRDATA1/PB7/A4/GTIOC1B/GTIOC1B#/ SCK5/SCK11/SCK12
30	PB6/A18/RXD12/SMISO12/SSCL12/ RXDX12/CRX1/IRQ2	TRDATA0/PB6/A3/GTIOC2A/GTIOC2A#/ RXD5/SMISO5/SSCL5/RXD11/SMISO11/ SSCL11/RXD12/SMISO12/SSCL12/ RXDX12/CRX0/IRQ2
31	PB5/A17/TXD12/SMOSI12/SSDA12/ TXDX12/SIOX12/CTX1	TRSYNC/PB5/A2/GTIOC2B/GTIOC2B#/ TXD5/SMOSI5/SSDA5/TXD11/SMOSI11/ SSDA11/TXD12/SMOSI12/SSDA12/ TXDX12/SIOX12/CTX0
32	PLLVCC	VCC
33	PB4/A16/POE8#/GTETRG0/IRQ3-DS	PB4/A1/GTETRGA/GTETRGB/GTETRGC/ GTETRGD/POE8#/CTS5#/RTS5#/SS5#/ SCK11/CTS11#/RTS11#/SS11#/IRQ3_DS
34	PLLVSS	VSS
35	PB3/A15/MTIOC0A/CACREF/SCK0	PC2/CS1#/MTIOC0D/MTIOC0D#/GTADSM0/ SCK8/IRQ15/ADSM0/COMP5
36	PB2/MTIOC0B/TXD0/SMOSI0/SSDA0/SDA0	PC1/A16/MTIOC0C/MTIOC0C#/GTADSM1/ TXD8/SMOSI8/SSDA8/IRQ13/ADSM1/ COMP4
37	PB1/MTIOC0C/RXD0/SMISO0/SSCL0/SCL0/ IRQ4	PC0/CS0#/MTIOC0B/MTIOC0B#/RXD8/ SMISO8/SSCL8/IRQ12/COMP3
38	PB0/A14/MTIOC0D/MOSIA/MOSIB	PB3/MTIOC0A/MTIOC0A#/CACREF/SCK6/ RSPCKA/IRQ9
39	PA5/MTIOC1A/RXD0/SMISO0/SSCL0/ MISOA/MISOB/ADTRG1#	PB2/MTIOC0B/MTIOC0B#/GTADSM0/TMRI0 / TXD6/SMOSI6/SSDA6/SDA0/ADSM0

112-Pin	RX63T	RX66T (With PGA Pseudo-Differential Input and Without USB Pins)
40	PA4/MTIOC1B/TXD0/SMOSI0/SSDA0/ RSPCKA/RSPCKB/ADTRG0#	PB1/MTIOC0C/MTIOC0C#/GTADSM1/TMCI 0/RXD6/SMISO6/SSCL6/SCL0/IRQ4/ADSM1
41	PA3/MTIOC2A/SCK0/SSLA0/SSLB0	PB0/A0/BC0#/MTIOC0D/MTIOC0D#/TMO0/ TXD6/SMOSI6/SSDA6/CTS11#/RTS11#/ SS11#/MOSIA/IRQ8/ADTRG2#
42	PA2/MTIOC2B/RXD2/SMISO2/SSCL2/ SSLA1/SSLB1	PA5/MTIOC1A/MTIOC1A#/TMCI3/RXD6/ SMISO6/SSCL6/RXD8/SMISO8/SSCL8/ MISOA/IRQ1/ADTRG1#
43	PA1/MTIOC6A/TXD2/SMOSI2/SSDA2/ SSLA2/SSLB2	PA4/MTIOC1B/MTIOC1B#/TMCI7/SCK6/ TXD8/SMOSI8/SSDA8/RSPCKA/ADTRG0#
44	PA0/MTIOC6C/SCK2/SSLA3/SSLB3	PA3/MTIOC2A/MTIOC2A#/GTADSM0/TMRI7 / TXD9/SMOSI9/SSDA9/SCK8/SSLA0
45	VCC	PA2/A0/BC0#/MTIOC2B/MTIOC2B#/ GTADSM1/TMO7/CTS6#/RTS6#/SS6#/ RXD9/SMISO9/SSCL9/SSLA1
46	P96/A13/POE4#/RXD1/SMISO1/SSCL1/ IRQ4-DS	PA1/MTIOC6A/MTIOC6A#/TMO4/TXD9/ SMOSI9/SSDA9/RXD11/SMISO11/SSCL11/ SSLA2/CRX0/IRQ14_DS/ADTRG0#
47	VSS	PA0/MTIOC6C/MTIOC6C#/TMO2/SCK9/ TXD11/SMOSI11/SSDA11/SSLA3/CTX0
48	P95/MTIOC6B/GTIOC4A/TXD1/SMOSI1/ SSDA1	VCC
49	P94/MTIOC7A/GTIOC5A/CTS1#/RTS1#/ SS1#	P96/CS0#/WAIT#/GTETRGA/GTETRGB/ GTETRGC/GTETRGD/POE4#/CTS8#/ RTS8#/SS8#/IRQ4_DS
50	P93/MTIOC7B/GTIOC6A/CTS2#/RTS2#/ SS2#	VSS
51	P92/MTIOC6D/GTIOC4B	P95/MTIOC6B/MTIOC6B#/GTIOC4A/ GTIOC7A/GTIOC4A#/GTIOC7A#
52	P91/MTIOC7C/GTIOC5B	P94/MTIOC7A/MTIOC7A#/GTIOC5A/ GTIOC8A/GTIOC5A#/GTIOC8A#
53	P90/MTIOC7D/GTIOC6B	P93/MTIOC7B/MTIOC7B#/GTIOC6A/ GTIOC9A/GTIOC6A#/GTIOC9A#
54	TRCLK/PG5/POE12#/SCK3/ADTRG#	P92/MTIOC6D/MTIOC6D#/GTIOC4B/ GTIOC7B/GTIOC4B#/GTIOC7B#
55	TRDATA3/PG4/GTIOC6B/RXD3/SMISO3/ SSCL3/IRQ6	P91/MTIOC7C/MTIOC7C#/GTIOC5B/ GTIOC8B/GTIOC5B#/GTIOC8B#
56	TRDATA2/PG3/GTIOC6A/TXD3/SMOSI3/ SSDA3	P90/MTIOC7D/MTIOC7D#/GTIOC6B/ GTIOC9B/GTIOC6B#/GTIOC9B#
57	TRDATA1/PG2/SCK2/IRQ2	P76/D0[A0/D0]/MTIOC4D/MTIOC4D#/ GTIOC2B/GTIOC6B/GTIOC2B#/GTIOC6B#
58	TRDATA0/PG1/GTIOC7B/RXD2/SMISO2/ SSCL2/IRQ1	P75/D1[A1/D1]/MTIOC4C/MTIOC4C#/ GTIOC1B/GTIOC5B/GTIOC1B#/GTIOC5B#
59	TRSYNC/PG0/GTIOC7A/TXD2/SMOSI2/ SSDA2/IRQ0	P74/D2[A2/D2]/MTIOC3D/MTIOC3D#/ GTIOC0B/GTIOC4B/GTIOC0B#/GTIOC4B#
60	P76/D0[A0/D0]/MTIOC4D/GTIOC2B	P73/D3[A3/D3]/MTIOC4B/MTIOC4B#/ GTIOC2A/GTIOC6A/GTIOC2A#/GTIOC6A#
61	P75/D1[A1/D1]/MTIOC4C/GTIOC1B	P72/D4[A4/D4]/MTIOC4A/MTIOC4A#/ GTIOC1A/GTIOC5A/GTIOC1A#/GTIOC5A#
62	P74/D2[A2/D2]/MTIOC3D/GTIOC0B	P71/D5[A5/D5]/MTIOC3B/MTIOC3B#/ GTIOC0A/GTIOC4A/GTIOC0A#/GTIOC4A#

112-Pin	RX63T	RX66T (With PGA Pseudo-Differential Input and Without USB Pins)
63	P73/D3[A3/D3]/MTIOC4B/GTIOC2A	P70/D6[A6/D6]/GTETRGA/GTETRGB/ GTETRGC/GTETRGD/POE0#/CTS9#/ RTS9#/SS9#/IRQ5_DS
64	P72/D4[A4/D4]/MTIOC4A/GTIOC1A	PG2/D11[A11/D11]/GTETRGA/GTIOC0B/ GTIOC0B#/SCK9/IRQ2/COMP0
65	P71/D5[A5/D5]/MTIOC3B/GTIOC0A	PG1/D12[A12/D12]/GTIOC0A/GTIOC0A#/ TXD9/SMOSI9/SSDA9/IRQ1/COMP1
66	P70/D6[A6/D6]/POE0#/CTS1#/RTS1#/ SS1#/IRQ5-DS	PG0/D13[A13/D13]/GTIOC1B/GTIOC1B#/ RXD9/SMISO9/SSCL9/IRQ0/COMP2
67	P33/D7[A7/D7]/MTIOC3A/MTCLKA/ SSLA3/SSLB3	P33/D7[A7/D7]/MTIOC3A/MTCLKA/ MTIOC3A#/MTCLKA#/GTIOC3B/GTIOC3B#/ TMO0/SSLA3/IRQ13_DS
68	P32/D8[A8/D8]/MTIOC3C/MTCLKB/ SSLA2/SSLB2	P32/D8[A8/D8]/MTIOC3C/MTCLKB/ MTIOC3C#/MTCLKB#/GTIOC3A/GTIOC3A#/ TMO6/SSLA2/IRQ12_DS
69	VCC	VCC
70	P31/D9[A9/D9]/MTIOC0A/MTCLKC/ SSLA1/SSLB1	P31/D9[A9/D9]/MTIOC0A/MTCLKC/ MTIOC0A#/MTCLKC#/TMRI6/SSLA1/IRQ6
71	VSS	VSS
72	P30/D10[A10/D10]/MTIOC0B/MTCLKD/ SCK0/SSLA0/SSLB0	P30/D10[A10/D10]/MTIOC0B/MTCLKD/ MTIOC0B#/MTCLKD#/TMCI6/SCK8/CTS8#/ RTS8#/SS8#/SSLA0/IRQ7/COMP3
73	P24/D11[A11/D11]/CTS0#/RTS0#/SS0#/ RSPCKA/RSPCKB/IRQ4	P27/MTIOC1A/MTIOC0C/MTIOC1A#/ MTIOC0C#/POE9#/IRQ15
74	P23/D12[A12/D12]/CACREF/TXD0/SMOSI0/ SSDA0/MOSIA/MOSIB/CTX1	P24/D11[A11/D11]/MTIC5U/MTIC5U#/ TMCI2/TMO6/CTS8#/RTS8#/SS8#/SCK8/ RSPCKA/IRQ4/COMP0
75	P22/D13[A13/D13]/RXD0/SMISO0/SSCL0/ MISOA/MISOB/CRX1/ADTRG#	P23/D12[A12/D12]/MTIC5V/MTIC5V#/ TMO2/CACREF/TXD8/SMOSI8/SSDA8/ TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/ MOSIA/CTX0/IRQ11/COMP1
76	P21/D14[A14/D14]/MTCLKA/IRQ6-DS/ ADTRG1#	P22/D13[A13/D13]/MTIC5W/MTCLKD/ MTIC5W#/MTCLKD#/MTIOC9B/TMRI2/ TMO4/RXD8/SMISO8/SSCL8/RXD12/ SMISO12/SSCL12/RXDX12/MISOA/CRX0/ IRQ10/ADTRG2#/COMP2
77	P20/D15[A15/D15]/MTCLKB/IRQ7-DS/ ADTRG0#	P21/D14[A14/D14]/MTIOC9A/MTCLKA/ MTIOC9A#/MTCLKA#/TMCI4/TXD8/SMOSI8/ SSDA8/TXD12/SMOSI12/SSDA12/TXDX12/ SIOX12/MOSIA/IRQ6_DS/AN217/ADTRG1#/ COMP5
78	P65/A0/BC0#/AN5	P20/D15[A15/D15]/MTIOC9C/MTCLKB/ MTIOC9C#/MTCLKB#/TMRI4/CTS8#/RTS8#/ SS8#/SCK8/RSPCKA/IRQ7_DS/AN216/ ADTRG0#/COMP4
79	P64/A1/AN4	P65/A12/IRQ9/AN211/CMPC53/DA1
80	AVCC	P64/A13/IRQ8/AN210/CMPC33/DA0
81	VREF	AVCC2
82	AVSS	AVSS2
83	P63/A2/AN3	P63/A14/IRQ7/AN209/CMPC23
84	P62/A3/AN2	P62/A15/IRQ6/AN208/CMPC43
85	P61/A4/AN1	P61/A16/IRQ5/AN207/CMPC13

112-Pin	RX63T	RX66T (With PGA Pseudo-Differential Input and Without USB Pins)
86	P60/A5/AN0	P60/A17/IRQ4/AN206/CMPC03
87	P55/AN11/DA1	P55/A18/IRQ3/AN203/CMPC32
88	P54/AN10/DA0	P54/A19/IRQ2/AN202/CMPC22
89	P53/A6/AN9	P53/A20/IRQ1/AN201/CMPC12
90	P52/A7/AN8	P52/IRQ0/AN200/CMPC02
91	P51/AN7	P47/AN103
92	P50/AN6	P46/AN102/CMPC50/CMPC51
93	P47/AN103/CVREFH	P45/AN101/CMPC40/CMPC41
94	P46/AN102	P44/AN100/CMPC30/CMPC31
95	P45/AN101	PH4/AN107/PGAVSS1
96	P44/AN100	P43/AN003
97	P43/AN003/CVREFL	P42/AN002/CMPC20/CMPC21
98	P42/AN002	P41/AN001/CMPC10/CMPC11
99	P41/AN001	P40/AN000/CMPC00/CMPC01
100	P40/AN000	PH0/AN007/PGAVSS0
101	AVCC0	AVCC1
102	VREFH0	AVCC0
103	VREFL0	AVSS0
104	AVSS0	AVSS1
105	P82/WAIT#/MTIC5U/SCK12/IRQ3	P82/ALE/WAIT#/MTIC5U/MTIC5U#/TMO4/SCK6/SCK12/IRQ3/COMP5
106	P81/A8/MTIC5V/TXD12/SMOSI12/SSDA12/TXDX12/SIOX12	P81/CS2#/MTIC5V/MTIC5V#/TMCI4/TXD6/SMOSI6/SSDA6/TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/COMP4
107	P80/A9/MTIC5W/RXD12/SMISO12/SSCL12/RXDX12/IRQ5	P80/CS1#/MTIC5W/MTIC5W#/TMRI4/RXD6/SMISO6/SSCL6/RXD12/SMISO12/SSCL12/RXDX12/IRQ5/COMP3
108	P12/CS3#	P11/RD#/MTIOC3A/MTCLKC/MTIOC3A#/MTCLKC#/MTIOC9D/GTIOC3B/GTETRGA/GTIOC3B#/GTETRGC/TMO3/POE9#/IRQ1_DS
109	P11/ALE/MTCLKC/IRQ1-DS	P10/MTIOC9B/MTCLKD/MTIOC9B#/MTCLKD#/GTETRGB/GTETRGD/TMRI3/POE12#/CTS6#/RTS6#/SS6#/IRQ0_DS
110	P10/MTCLKD/IRQ0-DS	P17/MTIOC4D/MTIOC4D#/GTIOC2B/GTIOC9B/GTIOC2B#/GTIOC9B#/IRQ14
111	TRST#/P05/WAIT#/CS2#	P16/MTIOC4C/MTIOC4C#/GTIOC1B/GTIOC8B/GTIOC1B#/GTIOC8B#/IRQ13
112	TMS/P04	P15/MTIOC3D/MTIOC3D#/GTIOC0B/GTIOC7B/GTIOC0B#/GTIOC7B#/IRQ12

Note: 1. Available for use as SCI pin only in boot mode.

3.3 100-Pin Package (RX66T: With PGA Pseudo-Differential Input and USB Pins)

Table 3.3 is comparative listing of the pin functions of 100-pin package products (RX66T: with PGA pseudo-differential input and USB pins).

Table 3.3 Comparative Listing of 100-Pin Package Pin Functions (RX66T: With PGA Pseudo-Differential Input and USB Pins)

100-Pin	RX63T	RX66T (With PGA Pseudo-Differential Input and USB Pins)
1	PE5/BCLK/IRQ0	PE5/BCLK/MTIOC9D/MTIOC9D#/GTIOC3A/GTETRGB/GTIOC3A#/GTETRGD/SCK9/CTS9#/RTS9#/SS9#/IRQ0/ADST0
2	EMLE	EMLE
3	VSS	VSS
4	P01/RD#/CTS0#/RTS0#/SS0#	UB/P00/A11/MTIOC9A/MTIOC9A#/CACREF/RXD9/SMISO9/SSCL9/RXD12/SMISO12/SSCL12/RXDX12/IRQ2/ADST1/COMP0
5	VCL	VCL
6	P00/CS1#/CACREF	MD/FINED
7	MD/FINED	P01/A10/MTIOC9C/MTIOC9C#/GTETRGA/GTETRGB/GTETRGC/GTETRGD/POE12#/TXD9/SMOSI9/SSDA9/TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/IRQ4/ADST2/COMP1
8	PE4/A10/POE10#/MTCLKC/IRQ1	PE4/A9/MTCLKC/MTCLKC#/GTETRGA/GTETRGB/GTETRGC/GTETRGD/POE10#/SCK9/IRQ1
9	PE3/A11/POE11#/MTCLKD/IRQ2-DS	PE3/A8/MTCLKD/MTCLKD#/GTETRGA/GTETRGB/GTETRGC/GTETRGD/POE11#/CTS9#/RTS9#/SS9#/IRQ2_DS
10	RES#	RES#
11	XTAL	XTAL/P37
12	VSS	VSS
13	EXTAL	EXTAL/P36
14	VCC	VCC
15	PE2/POE10#/NMI	UPSEL/PE2/POE10#/NMI
16	PE1/WR0#/WR#/CTS12#/RTS12#/SS12#/SSLA3/SSLB3	PE1/WR0#/WR#/MTIOC9D/MTIOC9D#/TMO5/CTS5#/RTS5#/SS5#/CTS12#/RTS12#/SS12#/SSLA3/IRQ15
17	PE0/WR1#/BC1#/WAIT#/SSLA2/SSLB2/CRX1/IRQ7	PE0/WR1#/BC1#/WAIT#/MTIOC9B/MTIOC9B#/TMCI1/TMCI5/RXD5/SMISO5/SSCL5/SSLA2/CRX0/USB0_OVRCURB/IRQ7
18	TRST#/PD7/GTIOC0A/CTS0#/RTS0#/SS0#/SSLA1/SSLB1/CTX1	TRST#/PD7/MTIOC9A/MTIOC9A#/GTIOC0A/GTIOC3A/GTIOC0A#/GTIOC3A#/TMRI1/TMRI5/TXD5/SMOSI5/SSDA5/SSLA1/CTX0/IRQ8
19	TMS/PD6/GTIOC0B/SSLA0/SSLB0	TMS/PD6/MTIOC9C/MTIOC9C#/GTIOC0B/GTIOC3B/GTIOC0B#/GTIOC3B#/TMO1/CTS1#/RTS1#/SS1#/CTS11#/RTS11#/SS11#/SSLA0/IRQ5/ADST0
20	TDI/PD5/GTIOC1A/RXD1/SMISO1/SSCL1/IRQ6	TDI/PD5/GTIOC1A/GTETRGA/GTIOC1A#/TMRI0/TMRI6/RXD1/SMISO1/SSCL1/RXD11/SMISO11/SSCL11/IRQ6

100-Pin	RX63T	RX66T (With PGA Pseudo-Differential Input and USB Pins)
21	TCK/FINEC/PD4/GTIOC1B/SCK1	TCK/PD4/GTIOC1B/GTETRGB/ GTIOC1B#/TMCI0/TMCI6/SCK1/SCK11/IRQ 2
22	TDO/PD3/GTIOC2A/TXD1/SMOSI1/SSDA1	TDO/PD3/GTIOC2A/GTETRGC/GTIOC2A#/ TMO0/TXD1/SMOSI1/SSDA1/TXD11/ SMOSI11/SSDA11
23	PD2/CS2#/GTIOC2B/MOSIA/MOSIB	TRCLK/PD2/A7/GTIOC2B/GTIOC0A/ GTIOC2B#/GTIOC0A#/TMCI1/TMO4/ SCK5/SCK8/MOSIA/USB0_VBUS
24	PD1/CS0#/GTIOC3A/MISOA/MISOB	USB0_DM
25	PD0/A12/GTIOC3B/RSPCKA/RSPCKB	USB0_DP
26	PB7/A19/SCK12	VCC_USB
27	PB6/A18/RXD12/SMISO12/SSCL12/ RXDX12/CRX1/IRQ2	TRDATA0/PB6/A3/GTIOC2A/GTIOC2A#/ RXD5/SMISO5/SSCL5/RXD11/SMISO11/ SSCL11/RXD12/SMISO12/SSCL12/RXDX12/ CRX0/USB0_OVRCURA/IRQ2
28	PB5/A17/TXD12/SMOSI12/SSDA12/ TXDX12/SIOX12/CTX1	TRSYNC/PB5/A2/GTIOC2B/GTIOC2B#/ TXD5/SMOSI5/SSDA5/TXD11/SMOSI11/ SSDA11/TXD12/SMOSI12/SSDA12/TXDX12/ SIOX12/CTX0/USB0_VBUSEN
29	PLLVCC	VCC
30	PB4/A16/POE8#/GTETRG0/IRQ3-DS	PB4/A1/GTETRGA/GTETRGB/GTETRGC/ GTETRGD/POE8#/CTS5#/RTS5#/SS5#/ SCK11/CTS11#/RTS11#/SS11#/ USB0_OVRCURB/IRQ3_DS
31	PLLVSS	VSS/VSS_USB
32	PB3/A15/MTIOC0A/CACREF/SCK0	PB3/A7/MTIOC0A/MTIOC0A#/CACREF/ SCK6/RSPCKA/IRQ9
33	PB2/MTIOC0B/TXD0/SMOSI0/SSDA0/SDA0	PB2/A6/MTIOC0B/MTIOC0B#/GTADSM0/ TMRI0/TXD6/SMOSI6/SSDA6/SDA0/ADSM0
34	PB1/MTIOC0C/RXD0/SMISO0/SSCL0/SCL0/ IRQ4	PB1/A5/MTIOC0C/MTIOC0C#/GTADSM1/ TMCI0/RXD6/SMISO6/SSCL6/SCL0/IRQ4/ ADSM1
35	PB0/A14/MTIOC0D/MOSIA/MOSIB	PB0/A0/A4/BC0#/MTIOC0D/MTIOC0D#/ TMO0/TXD6/SMOSI6/SSDA6/CTS11#/ RTS11#/SS11#/MOSIA/IRQ8/ADTRG2#
36	PA5/MTIOC1A/RXD0/SMISO0/SSCL0/ MISOA/MISOB/ADTRG1#	PA5/A3/MTIOC1A/MTIOC1A#/TMCI3/ RXD6/SMISO6/SSCL6/RXD8/SMISO8/ SSCL8/MISOA/IRQ1/ADTRG1#
37	PA4/MTIOC1B/TXD0/SMOSI0/SSDA0/ RSPCKA/RSPCKB/ADTRG0#	PA4/A2/MTIOC1B/MTIOC1B#/TMCI7/SCK6/ TXD8/SMOSI8/SSDA8/RSPCKA/ADTRG0#
38	PA3/MTIOC2A/SCK0/SSLA0/SSLB0	PA3/A1/MTIOC2A/MTIOC2A#/GTADSM0/ TMRI7/TXD9/SMOSI9/SSDA9/SCK8/SSLA0
39	PA2/MTIOC2B/RXD2/SMISO2/SSCL2/ SSLA1/SSLB1	PA2/A0/BC0#/MTIOC2B/MTIOC2B#/ GTADSM1/TMO7/CTS6#/RTS6#/SS6#/ RXD9/SMISO9/SSCL9/SCK11/SSLA1
40	PA1/MTIOC6A/TXD2/SMOSI2/SSDA2/ SSLA2/SSLB2	PA1/MTIOC6A/MTIOC6A#/TMO4/TXD9/ SMOSI9/SSDA9/RXD11/SMISO11/SSCL11/ SSLA2/CRX0/USB0_ID/USB0_OVRCURA/ IRQ14_DS/ADTRG0#

100-Pin	RX63T	RX66T (With PGA Pseudo-Differential Input and USB Pins)
41	PA0/MTIOC6C/SCK2/SSLA3/SSLB3	PA0/MTIOC6C/MTIOC6C#/TMO2/SCK9/ TXD11/SMOSI11/SSDA11/SSLA3/CTX0/ USB0_EXICEN/USB0_VBUSEN
42	VCC	VCC
43	P96/A13/POE4#/RXD1/SMISO1/SSCL1/ IRQ4-DS	P96/CS0#/WAIT#/GTETRGA/GTETRGB/ GTETRGC/GTETRGD/POE4#/CTS8#/ RTS8#/SS8#/IRQ4_DS
44	VSS	VSS
45	P95/MTIOC6B/GTIOC4A/TXD1/SMOSI1/ SSDA1	P95/MTIOC6B/MTIOC6B#/GTIOC4A/ GTIOC7A/GTIOC4A#/GTIOC7A#
46	P94/MTIOC7A/GTIOC5A/CTS1#/RTS1#/ SS1#	P94/MTIOC7A/MTIOC7A#/GTIOC5A/ GTIOC8A/GTIOC5A#/GTIOC8A#
47	P93/MTIOC7B/GTIOC6A/CTS2#/RTS2#/ SS2#	P93/MTIOC7B/MTIOC7B#/GTIOC6A/ GTIOC9A/GTIOC6A#/GTIOC9A#
48	P92/MTIOC6D/GTIOC4B	P92/MTIOC6D/MTIOC6D#/GTIOC4B/ GTIOC7B/GTIOC4B#/GTIOC7B#
49	P91/MTIOC7C/GTIOC5B	P91/MTIOC7C/MTIOC7C#/GTIOC5B/ GTIOC8B/GTIOC5B#/GTIOC8B#
50	P90/MTIOC7D/GTIOC6B	P90/MTIOC7D/MTIOC7D#/GTIOC6B/ GTIOC9B/GTIOC6B#/GTIOC9B#
51	P76/D0[A0/D0]/MTIOC4D/GTIOC2B	P76/D0[A0/D0]/MTIOC4D/MTIOC4D#/ GTIOC2B/GTIOC6B/GTIOC2B#/GTIOC6B#
52	P75/D1[A1/D1]/MTIOC4C/GTIOC1B	P75/D1[A1/D1]/MTIOC4C/MTIOC4C#/ GTIOC1B/GTIOC5B/GTIOC1B#/GTIOC5B#
53	P74/D2[A2/D2]/MTIOC3D/GTIOC0B	P74/D2[A2/D2]/MTIOC3D/MTIOC3D#/ GTIOC0B/GTIOC4B/GTIOC0B#/GTIOC4B#
54	P73/D3[A3/D3]/MTIOC4B/GTIOC2A	P73/D3[A3/D3]/MTIOC4B/MTIOC4B#/ GTIOC2A/GTIOC6A/GTIOC2A#/GTIOC6A#
55	P72/D4[A4/D4]/MTIOC4A/GTIOC1A	P72/D4[A4/D4]/MTIOC4A/MTIOC4A#/ GTIOC1A/GTIOC5A/GTIOC1A#/GTIOC5A#
56	P71/D5[A5/D5]/MTIOC3B/GTIOC0A	P71/D5[A5/D5]/MTIOC3B/MTIOC3B#/ GTIOC0A/GTIOC4A/GTIOC0A#/GTIOC4A#
57	P70/D6[A6/D6]/POE0#/CTS1#/RTS1#/SS1#/ IRQ5-DS	P70/D6[A6/D6]/GTETRGA/GTETRGB/ GTETRGC/GTETRGD/POE0#/CTS9#/ RTS9#/SS9#/IRQ5_DS
58	P33/D7[A7/D7]/MTIOC3A/MTCLKA/SSLA3/ SSLB3	P33/D7[A7/D7]/MTIOC3A/MTCLKA/ MTIOC3A#/MTCLKA#/GTIOC3B/GTIOC3B#/ TMO0/SSLA3/IRQ13_DS
59	P32/D8[A8/D8]/MTIOC3C/MTCLKB/SSLA2/ SSLB2	P32/D8[A8/D8]/MTIOC3C/MTCLKB/ MTIOC3C#/MTCLKB#/GTIOC3A/GTIOC3A#/ TMO6/SSLA2/IRQ12_DS
60	VCC	VCC
61	P31/D9[A9/D9]/MTIOC0A/MTCLKC/SSLA1/ SSLB1	P31/D9[A9/D9]/MTIOC0A/MTCLKC/ MTIOC0A#/MTCLKC#/TMRI6/SSLA1/IRQ6
62	VSS	VSS
63	P30/D10[A10/D10]/MTIOC0B/MTCLKD/ SCK0/SSLA0/SSLB0	P30/D10[A10/D10]/MTIOC0B/MTCLKD/ MTIOC0B#/MTCLKD#/TMCI6/SCK8/CTS8#/ RTS8#/SS8#/SSLA0/IRQ7/COMP3
64	P24/D11[A11/D11]/CTS0#/RTS0#/SS0#/ RSPCKA/RSPCKB/IRQ4	P27/CS3#/MTIOC1A/MTIOC0C/MTIOC1A#/ MTIOC0C#/POE9#/IRQ15

100-Pin	RX63T	RX66T (With PGA Pseudo-Differential Input and USB Pins)
65	P23/D12[A12/D12]/CACREF/TXD0/SMOSI0/SSDA0/MOSIA/MOSIB/CTX1	P24/D11[A11/D11]/MTIC5U/MTIC5U#/TMCI2/TMO6/CTS8#/RTS8#/SS8#/SCK8/RSPCKA/IRQ4/COMP0
66	P22/D13[A13/D13]/RXD0/SMISO0/SSCL0/MISOA/MISOB/CRX1/ADTRG#	P23/D12[A12/D12]/MTIC5V/MTIC5V#/TMO2/CACREF/TXD8/SMOSI8/SSDA8/TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/MOSIA/CTX0/IRQ11/COMP1
67	P21/D14[A14/D14]/MTCLKA/IRQ6-DS/ADTRG1#	P22/D13[A13/D13]/MTIC5W/MTCLKD/MTIC5W#/MTCLKD#/MTIOC9B/TMRI2/TMO4/RXD8/SMISO8/SSCL8/RXD12/SMISO12/SSCL12/RXDX12/MISOA/CRX0/IRQ10/ADTRG2#/COMP2
68	P20/D15[A15/D15]/MTCLKB/IRQ7-DS/ADTRG0#	P21/D14[A14/D14]/MTIOC9A/MTCLKA/MTIOC9A#/MTCLKA#/TMCI4/TXD8/SMOSI8/SSDA8/TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/MOSIA/IRQ6_DS/AN217/ADTRG1#/COMP5
69	P65/A0/BC0#/AN5	P20/D15[A15/D15]/MTIOC9C/MTCLKB/MTIOC9C#/MTCLKB#/TMRI4/CTS8#/RTS8#/SS8#/SCK8/RSPCKA/IRQ7_DS/AN216/ADTRG0#/COMP4
70	P64/A1/AN4	P65/A12/IRQ9/AN211/CMPC53/DA1
71	AVCC	P64/A13/IRQ8/AN210/CMPC33/DA0
72	VREF	AVCC2
73	AVSS	AVSS2
74	P63/A2/AN3	P63/A12/A14/IRQ7/AN209/CMPC23
75	P62/A3/AN2	P62/A13/A15/IRQ6/AN208/CMPC43
76	P61/A4/AN1	P61/A14/A16/IRQ5/AN207/CMPC13
77	P60/A5/AN0	P60/A15/A17/IRQ4/AN206/CMPC03
78	P55/AN11/DA1	P55/A16/A18/IRQ3/AN203/CMPC32
79	P54/AN10/DA0	P54/A17/A19/IRQ2/AN202/CMPC22
80	P53/A6/AN9	P53/A18/A20/IRQ1/AN201/CMPC12
81	P52/A7/AN8	P52/IRQ0/AN200/CMPC02
82	P51/AN7	P47/AN103
83	P50/AN6	P46/AN102/CMPC50/CMPC51
84	P47/AN103/CVREFH	P45/AN101/CMPC40/CMPC41
85	P46/AN102	P44/AN100/CMPC30/CMPC31
86	P45/AN101	PH4/AN107/PGAVSS1
87	P44/AN100	P43/AN003
88	P43/AN003/CVREFL	P42/AN002/CMPC20/CMPC21
89	P42/AN002	P41/AN001/CMPC10/CMPC11
90	P41/AN001	P40/AN000/CMPC00/CMPC01
91	P40/AN000	PH0/AN007/PGAVSS0
92	AVCC0	AVCC1
93	VREFH0	AVCC0
94	VREFL0	AVSS0
95	AVSS0	AVSS1
96	P82/WAIT#/MTIC5U/SCK12/IRQ3	P82/ALE/WAIT#/MTIC5U/MTIC5U#/TMO4/SCK6/SCK12/IRQ3/COMP5

100-Pin	RX63T	RX66T (With PGA Pseudo-Differential Input and USB Pins)
97	P81/A8/MTIC5V/TXD12/SMOSI12/SSDA12/ TXDX12/SIOX12	P81/CS2#/MTIC5V/MTIC5V#/TMCI4/TXD6/ SMOSI6/SSDA6/TXD12/SMOSI12/SSDA12/ TXDX12/SIOX12/COMP4
98	P80/A9/MTIC5W/RXD12/SMISO12/SSCL12/ RXDX12/IRQ5	P80/CS1#/MTIC5W/MTIC5W#/TMRI4/RXD6/ SMISO6/SSCL6/RXD12/SMISO12/SSCL12/ RXDX12/IRQ5/COMP3
99	P11/ALE/MTCLKC/IRQ1-DS	P11/RD#/MTIOC3A/MTCLKC/MTIOC3A#/ MTCLKC#/MTIOC9D/GTIOC3B/GTETRGA/ GTIOC3B#/GTETRGC/TMO3/POE9#/ IRQ1_DS
100	P10/MTCLKD/IRQ0-DS	P10/MTIOC9B/MTCLKD/MTIOC9B#/ MTCLKD#/GTETRGB/GTETRGD/TMRI3/ POE12#/CTS6#/RTS6#/SS6#/IRQ0_DS

3.4 100-Pin Package (RX66T: With PGA Pseudo-Differential Input and Without USB Pins)

Table 3.4 is comparative listing of the pin functions of 100-pin package products (RX66T: with PGA pseudo-differential input and without USB pins).

Table 3.4 Comparative Listing of 100-Pin Package Pin Functions (RX66T: With PGA Pseudo-Differential Input and Without USB Pins)

100-Pin	RX63T	RX66T (With PGA Pseudo-Differential Input and Without USB Pins)
1	PE5/BCLK/IRQ0	PE5/BCLK/MTIOC9D/MTIOC9D#/GTIOC3A/GTETRGB/GTIOC3A#/GTETRGD/SCK9/CTS9#/RTS9#/SS9#/IRQ0/ADST0
2	EMLE	EMLE
3	VSS	VSS
4	P01/RD#/CTS0#/RTS0#/SS0#	UB/P00/A11/MTIOC9A/MTIOC9A#/CACREF/RXD9/SMISO9/SSCL9/RXD12/SMISO12/SSCL12/RXDX12/IRQ2/ADST1/COMP0
5	VCL	VCL
6	P00/CS1#/CACREF	MD/FINED
7	MD/FINED	P01/A10/MTIOC9C/MTIOC9C#/GTETRGA/GTETRGB/GTETRGC/GTETRGD/POE12#/TXD9/SMOSI9/SSDA9/TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/IRQ4/ADST2/COMP1
8	PE4/A10/POE10#/MTCLKC/IRQ1	PE4/A9/MTCLKC/MTCLKC#/GTETRGA/GTETRGB/GTETRGC/GTETRGD/POE10#/SCK9/IRQ1
9	PE3/A11/POE11#/MTCLKD/IRQ2-DS	PE3/A8/MTCLKD/MTCLKD#/GTETRGA/GTETRGB/GTETRGC/GTETRGD/POE11#/CTS9#/RTS9#/SS9#/IRQ2_DS
10	RES#	RES#
11	XTAL	XTAL/P37
12	VSS	VSS
13	EXTAL	EXTAL/P36
14	VCC	VCC
15	PE2/POE10#/NMI	PE2/POE10#/NMI
16	PE1/WR0#/WR#/CTS12#/RTS12#/SS12#/SSLA3/SSLB3	PE1/WR0#/WR#/MTIOC9D/MTIOC9D#/TMO5/CTS5#/RTS5#/SS5#/CTS12#/RTS12#/SS12#/SSLA3/IRQ15
17	PE0/WR1#/BC1#/WAIT#/SSLA2/SSLB2/CRX1/IRQ7	PE0/WR1#/BC1#/WAIT#/MTIOC9B/MTIOC9B#/TMCI1/TMCI5/RXD5/SMISO5/SSCL5/SSLA2/CRX0/IRQ7
18	TRST#/PD7/GTIOC0A/CTS0#/RTS0#/SS0#/SSLA1/SSLB1/CTX1	TRST#/PD7/MTIOC9A/MTIOC9A#/GTIOC0A/GTIOC3A/GTIOC0A#/GTIOC3A#/TMRI1/TMRI5/TXD5/SMOSI5/SSDA5/SSLA1/CTX0/IRQ8
19	TMS/PD6/GTIOC0B/SSLA0/SSLB0	TMS/PD6/MTIOC9C/MTIOC9C#/GTIOC0B/GTIOC3B/GTIOC0B#/GTIOC3B#/TMO1/CTS1#/RTS1#/SS1#/CTS11#/RTS11#/SS11#/SSLA0/IRQ5/ADST0
20	TDI/PD5/GTIOC1A/RXD1/SMISO1/SSCL1/IRQ6	TDI/PD5/GTIOC1A/GTETRGA/GTIOC1A#/TMRI0/TMRI6/RXD1/SMISO1/SSCL1/RXD11/SMISO11/SSCL11/IRQ6

100-Pin	RX63T	RX66T (With PGA Pseudo-Differential Input and Without USB Pins)
21	TCK/FINEC/PD4/GTIOC1B/SCK1	TCK/PD4/GTIOC1B/GTETRGB/GTIOC1B#/TMCI0/TMCI6/SCK1/SCK11/IRQ2
22	TDO/PD3/GTIOC2A/TXD1/SMOSI1/SSDA1	TDO/PD3/GTIOC2A/GTETRGC/GTIOC2A#/TMO0/TXD1/SMOSI1/SSDA1/TXD11/SMOSI11/SSDA11
23	PD2/CS2#/GTIOC2B/MOSIA/MOSIB	TRCLK/PD2/A7/GTIOC2B/GTIOC0A/GTIOC2B#/GTIOC0A#/TMCI1/TMO4/SCK5/SCK8/MOSIA
24	PD1/CS0#/GTIOC3A/MISOA/MISOB	TRDATA3/PD1/A6/GTIOC3A/GTIOC0B/GTIOC3A#/GTIOC0B#/TMO2/RXD8/SMISO8/SSCL8/MISOA
25	PD0/A12/GTIOC3B/RSPCKA/RSPCKB	TRDATA2/PD0/A5/GTIOC3B/GTIOC1A/GTIOC3B#/GTIOC1A#/TMO6/TXD8/SMOSI8/SSDA8/RSPCKA
26	PB7/A19/SCK12	TRDATA1/PB7/A4/GTIOC1B/GTIOC1B#/SCK5/SCK11/SCK12
27	PB6/A18/RXD12/SMISO12/SSCL12/RXDX12/CRX1/IRQ2	TRDATA0/PB6/A3/GTIOC2A/GTIOC2A#/RXD5/SMISO5/SSCL5/RXD11/SMISO11/SSCL11/RXD12/SMISO12/SSCL12/RXDX12/CRX0/IRQ2
28	PB5/A17/TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/CTX1	TRSYNC/PB5/A2/GTIOC2B/GTIOC2B#/TXD5/SMOSI5/SSDA5/TXD11/SMOSI11/SSDA11/TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/CTX0
29	PLLVCC	VCC
30	PB4/A16/POE8#/GTETRG0/IRQ3-DS	PB4/A1/GTETRGA/GTETRGB/GTETRGC/GTETRGD/POE8#/CTS5#/RTS5#/SS5#/SCK11/CTS11#/RTS11#/SS11#/IRQ3_DS
31	PLLVSS	VSS
32	PB3/A15/MTIOC0A/CACREF/SCK0	PB3/A7*1/MTIOC0A/MTIOC0A#/CACREF/SCK6/RSPCKA/IRQ9
33	PB2/MTIOC0B/TXD0/SMOSI0/SSDA0/SDA0	PB2/A6*1MTIOC0B/MTIOC0B#/GTADSM0/TMRI0/TXD6/SMOSI6/SSDA6/SDA0/ADSM0
34	PB1/MTIOC0C/RXD0/SMISO0/SSCL0/SCL0/IRQ4	PB1/A5*1/MTIOC0C/MTIOC0C#/GTADSM1/TMCI0/RXD6/SMISO6/SSCL6/SCL0/IRQ4/ADSM1
35	PB0/A14/MTIOC0D/MOSIA/MOSIB	PB0/A0/A4*1/BC0#/MTIOC0D/MTIOC0D#/TMO0/TXD6/SMOSI6/SSDA6/CTS11#/RTS11#/SS11#/MOSIA/IRQ8/ADTRG2#
36	PA5/MTIOC1A/RXD0/SMISO0/SSCL0/MISOA/MISOB/ADTRG1#	PA5/A3*1/MTIOC1A/MTIOC1A#/TMCI3/RXD6/SMISO6/SSCL6/RXD8/SMISO8/SSCL8/MISOA/IRQ1/ADTRG1#
37	PA4/MTIOC1B/TXD0/SMOSI0/SSDA0/RSPCKA/RSPCKB/ADTRG0#	PA4/A2*1/MTIOC1B/MTIOC1B#/TMCI7/SCK6/TXD8/SMOSI8/SSDA8/RSPCKA/ADTRG0#
38	PA3/MTIOC2A/SCK0/SSLA0/SSLB0	PA3/A1*1/MTIOC2A/MTIOC2A#/GTADSM0/TMRI7/TXD9/SMOSI9/SSDA9/SCK8/SSLA0
39	PA2/MTIOC2B/RXD2/SMISO2/SSCL2/SSLA1/SSLB1	PA2/A0/BC0#/MTIOC2B/MTIOC2B#/GTADSM1/TMO7/CTS6#/RTS6#/SS6#/RXD9/SMISO9/SSCL9/SCK11*1/SSLA1

100-Pin	RX63T	RX66T (With PGA Pseudo-Differential Input and Without USB Pins)
40	PA1/MTIOC6A/TXD2/SMOSI2/SSDA2/ SSLA2/SSLB2	PA1/MTIOC6A/MTIOC6A#/TMO4/TXD9/ SMOSI9/SSDA9/RXD11/SMISO11/SSCL11/ SSLA2/CRX0/IRQ14_DS/ADTRG0#
41	PA0/MTIOC6C/SCK2/SSLA3/SSLB3	PA0/MTIOC6C/MTIOC6C#/TMO2/SCK9/ TXD11/SMOSI11/SSDA11/SSLA3/CTX0
42	VCC	VCC
43	P96/A13/POE4#/RXD1/SMISO1/SSCL1/ IRQ4-DS	P96/CS0#/WAIT#/GTETRGA/GTETRGB/ GTETRGC/GTETRGD/POE4#/CTS8#/ RTS8#/SS8#/IRQ4_DS
44	VSS	VSS
45	P95/MTIOC6B/GTIOC4A/TXD1/SMOSI1/ SSDA1	P95/MTIOC6B/MTIOC6B#/GTIOC4A/ GTIOC7A/GTIOC4A#/GTIOC7A#
46	P94/MTIOC7A/GTIOC5A/CTS1#/RTS1#/ SS1#	P94/MTIOC7A/MTIOC7A#/GTIOC5A/ GTIOC8A/GTIOC5A#/GTIOC8A#
47	P93/MTIOC7B/GTIOC6A/CTS2#/RTS2#/ SS2#	P93/MTIOC7B/MTIOC7B#/GTIOC6A/ GTIOC9A/GTIOC6A#/GTIOC9A#
48	P92/MTIOC6D/GTIOC4B	P92/MTIOC6D/MTIOC6D#/GTIOC4B/ GTIOC7B/GTIOC4B#/GTIOC7B#
49	P91/MTIOC7C/GTIOC5B	P91/MTIOC7C/MTIOC7C#/GTIOC5B/ GTIOC8B/GTIOC5B#/GTIOC8B#
50	P90/MTIOC7D/GTIOC6B	P90/MTIOC7D/MTIOC7D#/GTIOC6B/ GTIOC9B/GTIOC6B#/GTIOC9B#
51	P76/D0[A0/D0]/MTIOC4D/GTIOC2B	P76/D0[A0/D0]/MTIOC4D/MTIOC4D#/ GTIOC2B/GTIOC6B/GTIOC2B#/GTIOC6B#
52	P75/D1[A1/D1]/MTIOC4C/GTIOC1B	P75/D1[A1/D1]/MTIOC4C/MTIOC4C#/ GTIOC1B/GTIOC5B/GTIOC1B#/GTIOC5B#
53	P74/D2[A2/D2]/MTIOC3D/GTIOC0B	P74/D2[A2/D2]/MTIOC3D/MTIOC3D#/ GTIOC0B/GTIOC4B/GTIOC0B#/GTIOC4B#
54	P73/D3[A3/D3]/MTIOC4B/GTIOC2A	P73/D3[A3/D3]/MTIOC4B/MTIOC4B#/ GTIOC2A/GTIOC6A/GTIOC2A#/GTIOC6A#
55	P72/D4[A4/D4]/MTIOC4A/GTIOC1A	P72/D4[A4/D4]/MTIOC4A/MTIOC4A#/ GTIOC1A/GTIOC5A/GTIOC1A#/GTIOC5A#
56	P71/D5[A5/D5]/MTIOC3B/GTIOC0A	P71/D5[A5/D5]/MTIOC3B/MTIOC3B#/ GTIOC0A/GTIOC4A/GTIOC0A#/GTIOC4A#
57	P70/D6[A6/D6]/POE0#/CTS1#/RTS1#/SS1#/ IRQ5-DS	P70/D6[A6/D6]/GTETRGA/GTETRGB/ GTETRGC/GTETRGD/POE0#/CTS9#/ RTS9#/SS9#/IRQ5_DS
58	P33/D7[A7/D7]/MTIOC3A/MTCLKA/SSLA3/ SSLB3	P33/D7[A7/D7]/MTIOC3A/MTCLKA/ MTIOC3A#/MTCLKA#/GTIOC3B/GTIOC3B#/ TMO0/SSLA3/IRQ13_DS
59	P32/D8[A8/D8]/MTIOC3C/MTCLKB/SSLA2/ SSLB2	P32/D8[A8/D8]/MTIOC3C/MTCLKB/ MTIOC3C#/MTCLKB#/GTIOC3A/GTIOC3A#/ TMO6/SSLA2/IRQ12_DS
60	VCC	VCC
61	P31/D9[A9/D9]/MTIOC0A/MTCLKC/SSLA1/ SSLB1	P31/D9[A9/D9]/MTIOC0A/MTCLKC/ MTIOC0A#/MTCLKC#/TMRI6/SSLA1/IRQ6
62	VSS	VSS
63	P30/D10[A10/D10]/MTIOC0B/MTCLKD/ SCK0/SSLA0/SSLB0	P30/D10[A10/D10]/MTIOC0B/MTCLKD/ MTIOC0B#/MTCLKD#/TMCI6/SCK8/CTS8#/ RTS8#/SS8#/SSLA0/IRQ7/COMP3
64	P24/D11[A11/D11]/CTS0#/RTS0#/SS0#/ RSPCKA/RSPCKB/IRQ4	P27/CS3#*1/MTIOC1A/MTIOC0C/ MTIOC1A#/MTIOC0C#/POE9#/IRQ15

100-Pin	RX63T	RX66T (With PGA Pseudo-Differential Input and Without USB Pins)
65	P23/D12[A12/D12]/CACREF/TXD0/SMOSI0/SSDA0/MOSIA/MOSIB/CTX1	P24/D11[A11/D11]/MTIC5U/MTIC5U#/TMCI2/TMO6/CTS8#/RTS8#/SS8#/SCK8/RSPCKA/IRQ4/COMP0
66	P22/D13[A13/D13]/RXD0/SMISO0/SSCL0/MISOA/MISOB/CRX1/ADTRG#	P23/D12[A12/D12]/MTIC5V/MTIC5V#/TMO2/CACREF/TXD8/SMOSI8/SSDA8/TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/MOSIA/CTX0/IRQ11/COMP1
67	P21/D14[A14/D14]/MTCLKA/IRQ6-DS/ADTRG1#	P22/D13[A13/D13]/MTIC5W/MTCLKD/MTIC5W#/MTCLKD#/MTIOC9B/TMRI2/TMO4/RXD8/SMISO8/SSCL8/RXD12/SMISO12/SSCL12/RXDX12/MISOA/CRX0/IRQ10/ADTRG2#/COMP2
68	P20/D15[A15/D15]/MTCLKB/IRQ7-DS/ADTRG0#	P21/D14[A14/D14]/MTIOC9A/MTCLKA/MTIOC9A#/MTCLKA#/TMCI4/TXD8/SMOSI8/SSDA8/TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/MOSIA/IRQ6_DS/AN217/ADTRG1#/COMP5
69	P65/A0/BC0#/AN5	P20/D15[A15/D15]/MTIOC9C/MTCLKB/MTIOC9C#/MTCLKB#/TMRI4/CTS8#/RTS8#/SS8#/SCK8/RSPCKA/IRQ7_DS/AN216/ADTRG0#/COMP4
70	P64/A1/AN4	P65/A12/IRQ9/AN211/CMPC53/DA1
71	AVCC	P64/A13/IRQ8/AN210/CMPC33/DA0
72	VREF	AVCC2
73	AVSS	AVSS2
74	P63/A2/AN3	P63/A12*1/A14/IRQ7/AN209/CMPC23
75	P62/A3/AN2	P62/A13*1/A15/IRQ6/AN208/CMPC43
76	P61/A4/AN1	P61/A14*1/A16/IRQ5/AN207/CMPC13
77	P60/A5/AN0	P60/A15*1/A17/IRQ4/AN206/CMPC03
78	P55/AN11/DA1	P55/A16*1/A18/IRQ3/AN203/CMPC32
79	P54/AN10/DA0	P54/A17*1/A19/IRQ2/AN202/CMPC22
80	P53/A6/AN9	P53/A18*1/A20/IRQ1/AN201/CMPC12
81	P52/A7/AN8	P52/IRQ0/AN200/CMPC02
82	P51/AN7	P47/AN103
83	P50/AN6	P46/AN102/CMPC50/CMPC51
84	P47/AN103/CVREFH	P45/AN101/CMPC40/CMPC41
85	P46/AN102	P44/AN100/CMPC30/CMPC31
86	P45/AN101	PH4/AN107/PGAVSS1
87	P44/AN100	P43/AN003
88	P43/AN003/CVREFL	P42/AN002/CMPC20/CMPC21
89	P42/AN002	P41/AN001/CMPC10/CMPC11
90	P41/AN001	P40/AN000/CMPC00/CMPC01
91	P40/AN000	PH0/AN007/PGAVSS0
92	AVCC0	AVCC1
93	VREFH0	AVCC0
94	VREFL0	AVSS0
95	AVSS0	AVSS1
96	P82/WAIT#/MTIC5U/SCK12/IRQ3	P82/ALE/WAIT#/MTIC5U/MTIC5U#/TMO4/SCK6/SCK12/IRQ3/COMP5

100-Pin	RX63T	RX66T (With PGA Pseudo-Differential Input and Without USB Pins)
97	P81/A8/MTIC5V/TXD12/SMOSI12/SSDA12/ TXDX12/SIOX12	P81/CS2#/MTIC5V/MTIC5V#/TMCI4/TXD6/ SMOSI6/SSDA6/TXD12/SMOSI12/SSDA12/ TXDX12/SIOX12/COMP4
98	P80/A9/MTIC5W/RXD12/SMISO12/ SSCL12/RXDX12/IRQ5	P80/CS1#/MTIC5W/MTIC5W#/TMRI4/RXD6/ SMISO6/SSCL6/RXD12/SMISO12/SSCL12/ RXDX12/IRQ5/COMP3
99	P11/ALE/MTCLKC/IRQ1-DS	P11/RD#/MTIOC3A/MTCLKC/MTIOC3A#/ MTCLKC#/MTIOC9D/GTIOC3B/GTETRGA/ GTIOC3B#/GTETRGC/TMO3/POE9#/ IRQ1_DS
100	P10/MTCLKD/IRQ0-DS	P10/MTIOC9B/MTCLKD/MTIOC9B#/ MTCLKD#/GTETRGB/GTETRGD/TMRI3/ POE12#/CTS6#/RTS6#/SS6#/IRQ0_DS

Note: 1. These pins are only enabled for products with 128 KB of RAM.

3.5 100-Pin Package (RX66T: Without PGA Pseudo-Differential Input and USB Pins)

Table 3.5 is comparative listing of the pin functions of 100-pin package products (RX66T: without PGA pseudo-differential input and USB pins).

Table 3.5 Comparative Listing of 100-Pin Package Pin Functions (RX66T: Without PGA Pseudo-Differential Input and USB Pins)

100-Pin	RX63T	RX66T (Without PGA Pseudo-Differential Input and USB Pins)
1	PE5/BCLK/IRQ0	PE5/BCLK/MTIOC9D/MTIOC9D#/GTIOC3A/GTETRGB/GTIOC3A#/GTETRGD/SCK9/CTS9#/RTS9#/SS9#/IRQ0/ADST0
2	EMLE	EMLE
3	VSS	VSS
4	P01/RD#/CTS0#/RTS0#/SS0#	UB/P00/A11/MTIOC9A/MTIOC9A#/CACREF/RXD9/SMISO9/SSCL9/RXD12/SMISO12/SSCL12/RXDX12/IRQ2/ADST1/COMP0
5	VCL	VCL
6	P00/CS1#/CACREF	MD/FINED
7	MD/FINED	P01/A10/MTIOC9C/MTIOC9C#/GTETRGA/GTETRGB/GTETRGC/GTETRGD/POE12#/TXD9/SMOSI9/SSDA9/TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/IRQ4/ADST2/COMP1
8	PE4/A10/POE10#/MTCLKC/IRQ1	PE4/A9/MTCLKC/MTCLKC#/GTETRGA/GTETRGB/GTETRGC/GTETRGD/POE10#/SCK9/IRQ1
9	PE3/A11/POE11#/MTCLKD/IRQ2-DS	PE3/A8/MTCLKD/MTCLKD#/GTETRGA/GTETRGB/GTETRGC/GTETRGD/POE11#/CTS9#/RTS9#/SS9#/IRQ2_DS
10	RES#	RES#
11	XTAL	XTAL/P37
12	VSS	VSS
13	EXTAL	EXTAL/P36
14	VCC	VCC
15	PE2/POE10#/NMI	PE2/POE10#/NMI
16	PE1/WR0#/WR#/CTS12#/RTS12#/SS12#/SSLA3/SSLB3	PE1/WR0#/WR#/MTIOC9D/MTIOC9D#/TMO5/CTS5#/RTS5#/SS5#/CTS12#/RTS12#/SS12#/SSLA3/IRQ15
17	PE0/WR1#/BC1#/WAIT#/SSLA2/SSLB2/CRX1/IRQ7	PE0/WR1#/BC1#/WAIT#/MTIOC9B/MTIOC9B#/TMCI1/TMCI5/RXD5/SMISO5/SSCL5/SSLA2/CRX0/IRQ7
18	TRST#/PD7/GTIOC0A/CTS0#/RTS0#/SS0#/SSLA1/SSLB1/CTX1	TRST#/PD7/MTIOC9A/MTIOC9A#/GTIOC0A/GTIOC3A/GTIOC0A#/GTIOC3A#/TMRI1/TMRI5/TXD5/SMOSI5/SSDA5/SSLA1/CTX0/IRQ8
19	TMS/PD6/GTIOC0B/SSLA0/SSLB0	TMS/PD6/MTIOC9C/MTIOC9C#/GTIOC0B/GTIOC3B/GTIOC0B#/GTIOC3B#/TMO1/CTS1#/RTS1#/SS1#/CTS11#/RTS11#/SS11#/SSLA0/IRQ5/ADST0
20	TDI/PD5/GTIOC1A/RXD1/SMISO1/SSCL1/IRQ6	TDI/PD5/GTIOC1A/GTETRGA/GTIOC1A#/TMRI0/TMRI6/RXD1/SMISO1/SSCL1/RXD11/SMISO11/SSCL11/IRQ6

100-Pin	RX63T	RX66T (Without PGA Pseudo-Differential Input and USB Pins)
21	TCK/FINEC/PD4/GTIOC1B/SCK1	TCK/PD4/GTIOC1B/GTETRGB/GTIOC1B#/ TMCI0/TMCI6/SCK1/SCK11/IRQ2
22	TDO/PD3/GTIOC2A/TXD1/SMOSI1/SSDA1	TDO/PD3/GTIOC2A/GTETRGC/GTIOC2A#/ TMO0/TXD1/SMOSI1/SSDA1/TXD11/ SMOSI11/SSDA11
23	PD2/CS2#/GTIOC2B/MOSIA/MOSIB	TRCLK/PD2/A7/GTIOC2B/GTIOC0A/ GTIOC2B#/GTIOC0A#/TMCI1/TMO4/SCK5/ SCK8/MOSIA
24	PD1/CS0#/GTIOC3A/MISOA/MISOB	TRDATA3/PD1/A6/GTIOC3A/GTIOC0B/ GTIOC3A#/GTIOC0B#/TMO2/RXD8/ SMISO8/SSCL8/MISOA
25	PD0/A12/GTIOC3B/RSPCKA/RSPCKB	TRDATA2/PD0/A5/GTIOC3B/GTIOC1A/ GTIOC3B#/GTIOC1A#/TMO6/TXD8/ SMOSI8/SSDA8/RSPCKA
26	PB7/A19/SCK12	TRDATA1/PB7/A4/GTIOC1B/GTIOC1B#/ SCK5/SCK11/SCK12
27	PB6/A18/RXD12/SMISO12/SSCL12/ RXDX12/CRX1/IRQ2	TRDATA0/PB6/A3/GTIOC2A/GTIOC2A#/ RXD5/SMISO5/SSCL5/RXD11/SMISO11/ SSCL11/RXD12/SMISO12/SSCL12/RXDX12/ CRX0/IRQ2
28	PB5/A17/TXD12/SMOSI12/SSDA12/ TXDX12/SIOX12/CTX1	TRSYNC/PB5/A2/GTIOC2B/GTIOC2B#/ TXD5/SMOSI5/SSDA5/TXD11/SMOSI11/ SSDA11/TXD12/SMOSI12/SSDA12/TXDX12/ SIOX12/CTX0
29	PLLVCC	VCC
30	PB4/A16/POE8#/GTETRG0/IRQ3-DS	PB4/A1/GTETRGA/GTETRGB/GTETRGC/ GTETRGD/POE8#/CTS5#/RTS5#/SS5#/ SCK11/CTS11#/RTS11#/SS11#/IRQ3_DS
31	PLLVSS	VSS
32	PB3/A15/MTIOC0A/CACREF/SCK0	PB3/A7*1/MTIOC0A/MTIOC0A#/CACREF/ SCK6/ RSPCKA/IRQ9
33	PB2/MTIOC0B/TXD0/SMOSI0/SSDA0/SDA0	PB2/A6*1/MTIOC0B/MTIOC0B#/GTADSM0/ TMRI0/TXD6/SMOSI6/SSDA6/SDA0/ADSM0
34	PB1/MTIOC0C/RXD0/SMISO0/SSCL0/SCL0/ IRQ4	PB1/A5*1/MTIOC0C/MTIOC0C#/GTADSM1/ TMCI0/RXD6/SMISO6/SSCL6/SCL0/IRQ4/ ADSM1
35	PB0/A14/MTIOC0D/MOSIA/MOSIB	PB0/A0/A4*1/BC0#/MTIOC0D/MTIOC0D#/ TMO0/TXD6/SMOSI6/SSDA6/CTS11#/ RTS11#/SS11#/MOSIA/IRQ8/ADTRG2#
36	PA5/MTIOC1A/RXD0/SMISO0/SSCL0/ MISOA/MISOB/ADTRG1#	PA5/A3*1/MTIOC1A/MTIOC1A#/TMCI3/ RXD6/SMISO6/SSCL6/RXD8/SMISO8/ SSCL8/MISOA/IRQ1/ADTRG1#
37	PA4/MTIOC1B/TXD0/SMOSI0/SSDA0/ RSPCKA/RSPCKB/ADTRG0#	PA4/A2*1/MTIOC1B/MTIOC1B#/TMCI7/ SCK6/TXD8/SMOSI8/SSDA8/RSPCKA/ ADTRG0#
38	PA3/MTIOC2A/SCK0/SSLA0/SSLB0	PA3/A1*1/MTIOC2A/MTIOC2A#/GTADSM0/ TMRI7/TXD9/SMOSI9/SSDA9/SCK8/SSLA0
39	PA2/MTIOC2B/RXD2/SMISO2/SSCL2/ SSLA1/SSLB1	PA2/A0/BC0#/MTIOC2B/MTIOC2B#/ GTADSM1/TMO7/CTS6#/RTS6#/SS6#/ RXD9/SMISO9/SSCL9/SCK11*1/SSLA1

100-Pin	RX63T	RX66T (Without PGA Pseudo-Differential Input and USB Pins)
40	PA1/MTIOC6A/TXD2/SMOSI2/SSDA2/ SSLA2/SSLB2	PA1/MTIOC6A/MTIOC6A#/TMO4/TXD9/ SMOSI9/SSDA9/RXD11/SMISO11/SSCL11/ SSLA2/CRX0/IRQ14_DS/ADTRG0#
41	PA0/MTIOC6C/SCK2/SSLA3/SSLB3	PA0/MTIOC6C/MTIOC6C#/TMO2/SCK9/ TXD11/SMOSI11/SSDA11/SSLA3/CTX0
42	VCC	VCC
43	P96/A13/POE4#/RXD1/SMISO1/SSCL1/ IRQ4-DS	P96/CS0#/WAIT#/GTETRGA/GTETRGB/ GTETRGC/GTETRGD/POE4#/CTS8#/ RTS8#/SS8#/IRQ4_DS
44	VSS	VSS
45	P95/MTIOC6B/GTIOC4A/TXD1/SMOSI1/ SSDA1	P95/MTIOC6B/MTIOC6B#/GTIOC4A/ GTIOC7A/GTIOC4A#/GTIOC7A#
46	P94/MTIOC7A/GTIOC5A/CTS1#/RTS1#/ SS1#	P94/MTIOC7A/MTIOC7A#/GTIOC5A/ GTIOC8A/GTIOC5A#/GTIOC8A#
47	P93/MTIOC7B/GTIOC6A/CTS2#/RTS2#/ SS2#	P93/MTIOC7B/MTIOC7B#/GTIOC6A/ GTIOC9A/GTIOC6A#/GTIOC9A#
48	P92/MTIOC6D/GTIOC4B	P92/MTIOC6D/MTIOC6D#/GTIOC4B/ GTIOC7B/GTIOC4B#/GTIOC7B#
49	P91/MTIOC7C/GTIOC5B	P91/MTIOC7C/MTIOC7C#/GTIOC5B/ GTIOC8B/GTIOC5B#/GTIOC8B#
50	P90/MTIOC7D/GTIOC6B	P90/MTIOC7D/MTIOC7D#/GTIOC6B/ GTIOC9B/GTIOC6B#/GTIOC9B#
51	P76/D0[A0/D0]/MTIOC4D/GTIOC2B	P76/D0[A0/D0]/MTIOC4D/MTIOC4D#/ GTIOC2B/GTIOC6B/GTIOC2B#/GTIOC6B#
52	P75/D1[A1/D1]/MTIOC4C/GTIOC1B	P75/D1[A1/D1]/MTIOC4C/MTIOC4C#/ GTIOC1B/GTIOC5B/GTIOC1B#/GTIOC5B#
53	P74/D2[A2/D2]/MTIOC3D/GTIOC0B	P74/D2[A2/D2]/MTIOC3D/MTIOC3D#/ GTIOC0B/GTIOC4B/GTIOC0B#/GTIOC4B#
54	P73/D3[A3/D3]/MTIOC4B/GTIOC2A	P73/D3[A3/D3]/MTIOC4B/MTIOC4B#/ GTIOC2A/GTIOC6A/GTIOC2A#/GTIOC6A#
55	P72/D4[A4/D4]/MTIOC4A/GTIOC1A	P72/D4[A4/D4]/MTIOC4A/MTIOC4A#/ GTIOC1A/GTIOC5A/GTIOC1A#/GTIOC5A#
56	P71/D5[A5/D5]/MTIOC3B/GTIOC0A	P71/D5[A5/D5]/MTIOC3B/MTIOC3B#/ GTIOC0A/GTIOC4A/GTIOC0A#/GTIOC4A#
57	P70/D6[A6/D6]/POE0#/CTS1#/RTS1#/SS1#/ IRQ5-DS	P70/D6[A6/D6]/GTETRGA/GTETRGB/ GTETRGC/GTETRGD/POE0#/CTS9#/ RTS9#/SS9#/IRQ5_DS
58	P33/D7[A7/D7]/MTIOC3A/MTCLKA/SSLA3/ SSLB3	P33/D7[A7/D7]/MTIOC3A/MTCLKA/ MTIOC3A#/MTCLKA#/GTIOC3B/GTIOC3B#/ TMO0/SSLA3/IRQ13_DS
59	P32/D8[A8/D8]/MTIOC3C/MTCLKB/SSLA2/ SSLB2	P32/D8[A8/D8]/MTIOC3C/MTCLKB/ MTIOC3C#/MTCLKB#/GTIOC3A/GTIOC3A#/ TMO6/SSLA2/IRQ12_DS
60	VCC	VCC
61	P31/D9[A9/D9]/MTIOC0A/MTCLKC/SSLA1/ SSLB1	P31/D9[A9/D9]/MTIOC0A/MTCLKC/ MTIOC0A#/MTCLKC#/TMRI6/SSLA1/IRQ6
62	VSS	VSS
63	P30/D10[A10/D10]/MTIOC0B/MTCLKD/ SCK0/SSLA0/SSLB0	P30/D10[A10/D10]/MTIOC0B/MTCLKD/ MTIOC0B#/MTCLKD#/TMCI6/SCK8/CTS8#/ RTS8#/SS8#/SSLA0/IRQ7/COMP3

100-Pin	RX63T	RX66T (Without PGA Pseudo-Differential Input and USB Pins)
64	P24/D11[A11/D11]/CTS0#/RTS0#/SS0#/ RSPCKA/RSPCKB/IRQ4	P24/D11[A11/D11]/MTIC5U/MTIC5U#/ TMCI2/TMO6/CTS8#/RTS8#/SS8#/SCK8/ RSPCKA/IRQ4/COMP0
65	P23/D12[A12/D12]/CACREF/TXD0/SMOSI0/ SSDA0/MOSIA/MOSIB/CTX1	P23/D12[A12/D12]/MTIC5V/MTIC5V#/ TMO2/CACREF/TXD8/SMOSI8/SSDA8/ TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/ MOSIA/CTX0/IRQ11/COMP1
66	P22/D13[A13/D13]/RXD0/SMISO0/SSCL0/ MISOA/MISOB/CRX1/ADTRG#	P22/D13[A13/D13]/MTIC5W/MTCLKD/ MTIC5W#/MTCLKD#/MTIOC9B/TMRI2/ TMO4/RXD8/SMISO8/SSCL8/RXD12/ SMISO12/SSCL12/RXDX12/MISOA/CRX0/ IRQ10/ADTRG2#/COMP2
67	P21/D14[A14/D14]/MTCLKA/IRQ6-DS/ ADTRG1#	P21/D14[A14/D14]/MTIOC9A/MTCLKA/ MTIOC9A#/MTCLKA#/TMCI4/TXD8/SMOSI8/ SSDA8/TXD12/SMOSI12/SSDA12/TXDX12/ SIOX12/MOSIA/IRQ6_DS/AN217/ADTRG1#/ COMP5
68	P20/D15[A15/D15]/MTCLKB/IRQ7-DS/ ADTRG0#	P20/D15[A15/D15]/MTIOC9C/MTCLKB/ MTIOC9C#/MTCLKB#/TMRI4/CTS8#/RTS8#/ SS8#/SCK8/RSPCKA/IRQ7_DS/AN216/ ADTRG0#/COMP4
69	P65/A0/BC0#/AN5	P65/A12/IRQ9/AN211/CMPC53/DA1
70	P64/A1/AN4	P64/A13/IRQ8/AN210/CMPC33/DA0
71	AVCC	AVCC2
72	VREF	AVCC2
73	AVSS	AVSS2
74	P63/A2/AN3	P63/A12*1/A14/IRQ7/AN209/CMPC23
75	P62/A3/AN2	P62/A13*1/A15/IRQ6/AN208/CMPC43
76	P61/A4/AN1	P61/A14*1/A16/IRQ5/AN207/CMPC13
77	P60/A5/AN0	P60/A15*1/A17/IRQ4/AN206/CMPC03
78	P55/AN11/DA1	P55/A16*1/A18/IRQ3/AN203/CMPC32
79	P54/AN10/DA0	P54/A17*1/A19/IRQ2/AN202/CMPC22
80	P53/A6/AN9	P53/A18*1/A20/IRQ1/AN201/CMPC12
81	P52/A7/AN8	P52/IRQ0/AN200/CMPC02
82	P51/AN7	P51/AN205/CMPC52
83	P50/AN6	P50/AN204/CMPC42
84	P47/AN103/CVREFH	P47/AN103
85	P46/AN102	P46/AN102/CMPC50/CMPC51
86	P45/AN101	P45/AN101/CMPC40/CMPC41
87	P44/AN100	P44/AN100/CMPC30/CMPC31
88	P43/AN003/CVREFL	P43/AN003
89	P42/AN002	P42/AN002/CMPC20/CMPC21
90	P41/AN001	P41/AN001/CMPC10/CMPC11
91	P40/AN000	P40/AN000/CMPC00/CMPC01
92	AVCC0	AVCC1
93	VREFH0	AVCC0
94	VREFL0	AVSS0
95	AVSS0	AVSS1
96	P82/WAIT#/MTIC5U/SCK12/IRQ3	P82/ALE/WAIT#/MTIC5U/MTIC5U#/TMO4/ SCK6/SCK12/IRQ3/COMP5

100-Pin	RX63T	RX66T (Without PGA Pseudo-Differential Input and USB Pins)
97	P81/A8/MTIC5V/TXD12/SMOSI12/SSDA12/ TXDX12/SIOX12	P81/CS2#/MTIC5V/MTIC5V#/TMCI4/TXD6/ SMOSI6/SSDA6/TXD12/SMOSI12/SSDA12/ TXDX12/SIOX12/COMP4
98	P80/A9/MTIC5W/RXD12/SMISO12/SSCL12/ RXDX12/IRQ5	P80/CS1#/MTIC5W/MTIC5W#/TMRI4/RXD6/ SMISO6/SSCL6/RXD12/SMISO12/SSCL12/ RXDX12/IRQ5/COMP3
99	P11/ALE/MTCLKC/IRQ1-DS	P11/RD#/MTIOC3A/MTCLKC/MTIOC3A#/ MTCLKC#/MTIOC9D/GTIOC3B/GTETRGA/ GTIOC3B#/GTETRGC/TMO3/POE9#/ IRQ1_DS
100	P10/MTCLKD/IRQ0-DS	P10/MTIOC9B/MTCLKD/MTIOC9B#/ MTCLKD#/GTETRGB/GTETRGD/TMRI3/ POE12#/CTS6#/RTS6#/SS6#/IRQ0_DS

Note: 1. These pins are only enabled for products with 128 KB of RAM.

3.6 64-Pin Package (RX66T: With PGA Pseudo-Differential Input and Without USB Pins)

Table 3.6 is comparative listing of the pin functions of 64-pin package products (RX66T: with PGA pseudo-differential input and without USB pins).

Table 3.6 Comparative Listing of 64-Pin Package Pin Functions (RX66T: With PGA Pseudo-Differential Input and Without USB Pins)

64-Pin	RX63T	RX66T (With PGA Pseudo-Differential Input and Without USB Pins)
1	EMLE	EMLE
2	P00/GTIOC3A/CTS0#/RTS0#/SS0#/ IRQ2-DS	UB/P00/MTIOC9A/MTIOC9A#/CACREF/ RXD9/SMISO9/SSCL9/RXD12/SMISO12/ SSCL12/RXDX12/IRQ2/ADST1/COMP0
3	VCL	VCL
4	P01/GTIOC3B/CACREF/IRQ4-DS	MD/FINED
5	MD/FINED	P01/MTIOC9C/MTIOC9C#/GTETRGA/ GTETRGB/GTETRGC/GTETRGD/POE12#/ TXD9/SMOSI9/SSDA9/TXD12/SMOSI12/ SSDA12/TXDX12/SIOX12/IRQ4/ADST2/ COMP1
6	RES#	RES#
7	XTAL	XTAL/P37
8	VSS	VSS
9	EXTAL	EXTAL/P36
10	VCC	VCC
11	PE2/POE10#/NMI	PE2/POE10#/NMI
12	TRST#/PD7/GTIOC0A/CTS0#/RTS0#/SS0#	TRST#/PD7/MTIOC9A/MTIOC9A#/GTIOC0A/ GTIOC3A/GTIOC0A#/GTIOC3A#/TMRI1/ TMRI5/TXD5/SMOSI5/SSDA5/SSLA1/CTX0/ IRQ8
13	TMS/PD6/GTIOC0B	TMS/PD6/MTIOC9C/MTIOC9C#/GTIOC0B/ GTIOC3B/GTIOC0B#/GTIOC3B#/TMO1/ CTS1#/RTS1#/SS1#/CTS11#/RTS11#/ SS11#/SSLA0/IRQ5/ADST0
14	TDI/PD5/GTIOC1A/RXD1/SMISO1/SSCL1	TDI/PD5/GTIOC1A/GTETRGA/GTIOC1A#/ TMRI0/TMRI6/RXD1/SMISO1/SSCL1/ RXD11/SMISO11/SSCL11/IRQ6
15	TCK/FINEC/PD4/GTIOC1B/SCK1	TCK/PD4/GTIOC1B/GTETRGB/GTIOC1B#/ TMCI0/TMCI6/SCK1/SCK11/IRQ2
16	TDO/PD3/GTIOC2A/TXD1/SMOSI1/SSDA1	TDO/PD3/GTIOC2A/GTETRGC/GTIOC2A#/ TMO0/TXD1/SMOSI1/SSDA1/TXD11/ SMOSI11/SSDA11
17	PB7/GTIOC2B/SCK12	PB6/GTIOC2A/GTIOC2A#/RXD5/SMISO5/ SSCL5/RXD11/SMISO11/SSCL11/RXD12/ SMISO12/SSCL12/RXDX12/CRX0/IRQ2
18	PB6/GTIOC2B/RXD12/SMISO12/SSCL12/ RXDX12	PB5/GTIOC2B/GTIOC2B#/TXD5/SMOSI5/ SSDA5/TXD11/SMOSI11/SSDA11/TXD12/ SMOSI12/SSDA12/TXDX12/SIOX12/CTX0
19	PB5/POE11#/TXD12/SMOSI12/SSDA12/ TXDX12/SIOX12/IRQ0	PB4/GTETRGA/GTETRGB/GTETRGC/ GTETRGD/POE8#/CTS5#/RTS5#/SS5#/ SCK11/CTS11#/RTS11#/SS11#/IRQ3_DS
20	VCC	PB3/MTIOC0A/MTIOC0A#/CACREF/SCK6/ RSPCKA/IRQ9

64-Pin	RX63T	RX66T (With PGA Pseudo-Differential Input and Without USB Pins)
21	PB4/POE8#/GTETRG/CTS12#/RTS12#/SS12#/IRQ3-DS	PB2/MTIOC0B/MTIOC0B#/GTADSM0/TMRI0/TXD6/SMOSI6/SSDA6/SDA0/ADSM0
22	VSS	PB1/MTIOC0C/MTIOC0C#/GTADSM1/TMCI0/RXD6/SMISO6/SSCL6/SCL0/IRQ4/ADSM1
23	PB3/MTIOC0A/MTCLKA/CACREF/SCK0	PB0/MTIOC0D/MTIOC0D#/TMO0/TXD6/SMOSI6/SSDA6/CTS11#/RTS11#/SS11#/MOSIA/IRQ8/ADTRG2#
24	PB2/MTIOC0B/MTCLKB/TXD0/SMOSI0/SSDA0/SDA	VCC
25	PB1/MTIOC0C/RXD0/SMISO0/SSCL0/SCL	P96/GTETRGA/GTETRGB/GTETRGC/GTETRGD/POE4#/CTS8#/RTS8#/SS8#/IRQ4_DS
26	PB0/MTIOC0D/MOSIA	VSS
27	PA3/MTIOC2A/SSLA0	P95/MTIOC6B/MTIOC6B#/GTIOC4A/GTIOC7A/GTIOC4A#/GTIOC7A#
28	PA2/MTIOC2B/SSLA1	P94/MTIOC7A/MTIOC7A#/GTIOC5A/GTIOC8A/GTIOC5A#/GTIOC8A#
29	P94/TXD1/SMOSI1/SSDA1	P93/MTIOC7B/MTIOC7B#/GTIOC6A/GTIOC9A/GTIOC6A#/GTIOC9A#
30	P93/RXD1/SMISO1/SSCL1/IRQ1	P92/MTIOC6D/MTIOC6D#/GTIOC4B/GTIOC7B/GTIOC4B#/GTIOC7B#
31	P92/SCK1	P91/MTIOC7C/MTIOC7C#/GTIOC5B/GTIOC8B/GTIOC5B#/GTIOC8B#
32	P91/CTS1#/RTS1#/SS1#	P90/MTIOC7D/MTIOC7D#/GTIOC6B/GTIOC9B/GTIOC6B#/GTIOC9B#
33	P76/MTIOC4D/GTIOC2B/MTIOC7D	P76/MTIOC4D/MTIOC4D#/GTIOC2B/GTIOC6B/GTIOC2B#/GTIOC6B#
34	P75/MTIOC4C/GTIOC1B/MTIOC7C	P75/MTIOC4C/MTIOC4C#/GTIOC1B/GTIOC5B/GTIOC1B#/GTIOC5B#
35	P74/MTIOC3D/GTIOC0B/MTIOC6D	P74/MTIOC3D/MTIOC3D#/GTIOC0B/GTIOC4B/GTIOC0B#/GTIOC4B#
36	P73/MTIOC4B/GTIOC2A/MTIOC7B	P73/MTIOC4B/MTIOC4B#/GTIOC2A/GTIOC6A/GTIOC2A#/GTIOC6A#
37	P72/MTIOC4A/GTIOC1A/MTIOC7B	P72/MTIOC4A/MTIOC4A#/GTIOC1A/GTIOC5A/GTIOC1A#/GTIOC5A#
38	P71/MTIOC3B/GTIOC0A/MTIOC6B	P71/MTIOC3B/MTIOC3B#/GTIOC0A/GTIOC4A/GTIOC0A#/GTIOC4A#
39	P70/POE0#/CTS1#/RTS1#/SS1#/IRQ5-DS	P70/GTETRGA/GTETRGB/GTETRGC/GTETRGD/POE0#/CTS9#/RTS9#/SS9#/IRQ5_DS
40	P33/MTIOC3A/MTIOC6A/SSLA3	VCC
41	P32/MTIOC3C/MTIOC6C/SSLA2	VSS
42	VCC	P22/MTIC5W/MTCLKD/MTIC5W#/MTCLKD#/MTIOC9B/TMRI2/TMO4/RXD8/SMISO8/SSCL8/RXD12/SMISO12/SSCL12/RXDX12/MISOA/CRX0/IRQ10/ADTRG2#/COMP2
43	P31/MTIOC0A/SSLA1	P21/MTIOC9A/MTCLKA/MTIOC9A#/MTCLKA#/TMCI4/TXD8/SMOSI8/SSDA8/TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/MOSIA/IRQ6_DS/AN217/ADTRG1#/COMP5

64-Pin	RX63T	RX66T (With PGA Pseudo-Differential Input and Without USB Pins)
44	VSS	P20/MTIOC9C/MTCLKB/MTIOC9C#/ MTCLKB#/TMRI4/CTS8#/RTS8#/SS8#/ SCK8/RSPCKA/IRQ7_DS/AN216/ADTRG0#/ COMP4
45	P30/MTIOC0B/MTCLKD/TXD0/SMOSI0/ SSDA0/SSLA0	P65/IRQ9/AN211/CMPC53/DA1
46	P24/MTIC5U/MTCLKC/RXD0/SMISO0/ SSCL0/RSPCKA	P64/IRQ8/AN210/CMPC33/DA0
47	P23/MTIC5V/MTCLKB/CACREF/SCK0/ MOSIA	AVCC2
48	P22/MTIC5W/MTCLKA/CTS0#/RTS0#/SS0#/ MISOA	AVSS2
49	P47/AN007/CVREFH	P54/IRQ2/AN202/CMPC22
50	P46/AN006	P53/IRQ1/AN201/CMPC12
51	P45/AN005	P52/IRQ0/AN200/CMPC02
52	P44/AN004	P46/AN102/CMPC50/CMPC51
53	P43/AN003/CVREFL	P45/AN101/CMPC40/CMPC41
54	P42/AN002	P44/AN100/CMPC30/CMPC31
55	P41/AN001	PH4/AN107/PGAVSS1
56	P40/AN000	P42/AN002/CMPC20/CMPC21
57	AVCC0	P41/AN001/CMPC10/CMPC11
58	VREFH0	P40/AN000/CMPC00/CMPC01
59	VREFL0	PH0/AN007/PGAVSS0
60	AVSS0	AVCC1
61	P11/MTCLKC/IRQ1-DS	AVCC0
62	P10/MTCLKD/IRQ0-DS	AVSS0
63	PA5/MTIOC1A/MISOA	AVSS1
64	PA4/MTIOC1B/RSPCKA/ADTRG0#	P11/MTIOC3A/MTCLKC/MTIOC3A#/ MTCLKC#/MTIOC9D/GTIOC3B/GTETRGA/ GTIOC3B#/GTETRGC/TMO3/POE9#/ IRQ1_DS

3.7 48-Pin Package (RX66T: With PGA Pseudo-Differential Input and Without USB Pins)

Table 3.7 is comparative listing of the pin functions of 48-pin package products.

Table 3.7 Comparative Listing of 48-Pin Package Pin Functions

48-Pin	RX63T	RX66T (With PGA Pseudo-Differential Input and Without USB Pins)
1	MD/FINED	UB/P00/MTIOC9A/MTIOC9A#/CACREF/ RXD9/SMISO9/SSCL9/RXD12/SMISO12/ SSCL12/RXDX12/IRQ2/ADST1/COMP0
2	RES#	VCL
3	XTAL	MD/FINED
4	VSS	RES#
5	EXTAL	XTAL/P37
6	VCC	VSS
7	PE2/POE10#/NMI	EXTAL/P36
8	TRST#/PD7/GTIOC0A/CTS0#RTS0#/SS0#	VCC
9	TMS/PD6/GTIOC0B	PE2/POE10#/NMI
10	TDI/PD5/GTIOC1A/RXD1/SMISO1/SSCL1	PD7/MTIOC9A/MTIOC9A#/GTIOC0A/ GTIOC3A/GTIOC0A#/GTIOC3A#/TMRI1/ TMRI5/TXD5/SMOSI5/SSDA5/SSLA1/CTX0/ IRQ8
11	TCK/FINEC/PD4/GTIOC1B/SCK1	PD5/GTIOC1A/GTETRGA/GTIOC1A#/ TMRI0/TMRI6/RXD1/SMISO1/SSCL1/ RXD11/SMISO11/SSCL11/IRQ6
12	TDO/PD3/GTIOC2A/TXD1/SMOSI1/SSDA1	PD3/GTIOC2A/GTETRGC/GTIOC2A#/ TMO0/TXD1/SMOSI1/SSDA1/TXD11/ SMOSI11/SSDA11
13	PB6/GTIOC2B/RXD12/SMISO12/SSCL12/ RXDX12	PB6/GTIOC2A/GTIOC2A#/RXD5/SMISO5/ SSCL5/RXD11/SMISO11/SSCL11/RXD12/ SMISO12/SSCL12/RXDX12/CRX0/IRQ2
14	PB5/POE11#/TXD12/SMOSI12/SSDA12/ TXDX12/SIOX12/IRQ0	PB5/GTIOC2B/GTIOC2B#/TXD5/SMOSI5/ SSDA5/TXD11/SMOSI11/SSDA11/TXD12/ SMOSI12/SSDA12/TXDX12/SIOX12/CTX0
15	VCC	PB4/GTETRGA/GTETRGB/GTETRGC/ GTETRGD/POE8#/CTS5#/RTS5#/SS5#/ SCK11/CTS11#/RTS11#/SS11#/IRQ3-DS
16	PB4/POE8#/GTETRG/CTS12#/RTS12#/ SS12#/IRQ3-DS	PB3/MTIOC0A/MTIOC0A#/CACREF/SCK6/ RSPCKA/IRQ9
17	VSS	PB2/MTIOC0B/MTIOC0B#/GTADSM0/ TMRI0/TXD6/SMOSI6/SSDA6/SDA0/ADSM0
18	PB3/MTIOC0A/MTCLKA/CACREF/SCK0	PB1/MTIOC0C/MTIOC0C#/GTADSM1/ TMCI0/RXD6/SMISO6/SSCL6/SCL0/IRQ4/ ADSM1
19	PB2/MTIOC0B/MTCLKB/TXD0/SMOSI0/ SSDA0/SDA	PB0/MTIOC0D/MTIOC0D#/TMO0/TXD6/ SMOSI6/SSDA6/CTS11#/RTS11#/SS11#/ MOSIA/IRQ8/ADTRG2#
20	PB1/MTIOC0C/RXD0/SMISO0/SSCL0/SCL	PA5/MTIOC1A/MTIOC1A#/TMCI3/RXD6/ SMISO6/SSCL6/MISOA/IRQ1/ADTRG1#
21	PB0/MTIOC0D/MOSIA	PA3/MTIOC2A/MTIOC2A#/GTADSM0/ TMRI7/TXD9/SMOSI9/SSDA9/SSLA0
22	PA3/MTIOC2A/SSLA0	VCC

48-Pin	RX63T	RX66T (With PGA Pseudo-Differential Input and Without USB Pins)
23	PA2/MTIOC2B/SSLA1	VSS
24	P76/MTIOC4D/GTIOC2B/MTIOC7D	P94/MTIOC7A/MTIOC7A#/GTIOC5A/ GTIOC8A/GTIOC5A#/GTIOC8A#
25	P75/MTIOC4C/GTIOC1B/MTIOC7C	P76/MTIOC4D/MTIOC4D#/GTIOC2B/ GTIOC6B/GTIOC2B#/GTIOC6B#
26	P74/MTIOC3D/GTIOC0B/MTIOC6D	P75/MTIOC4C/MTIOC4C#/GTIOC1B/ GTIOC5B/GTIOC1B#/GTIOC5B#
27	P73/MTIOC4B/GTIOC2A/MTIOC7B	P74/MTIOC3D/MTIOC3D#/GTIOC0B/ GTIOC4B/GTIOC0B#/GTIOC4B#
28	P72/MTIOC4A/GTIOC1A/MTIOC7A	P73/MTIOC4B/MTIOC4B#/GTIOC2A/ GTIOC6A/GTIOC2A#/GTIOC6A#
29	P71/MTIOC3B/GTIOC0A/MTIOC6B	P72/MTIOC4A/MTIOC4A#/GTIOC1A/ GTIOC5A/GTIOC1A#/GTIOC5A#
30	P70/POE0#/CTS1#/RTS1#/SS1#/IRQ5-DS	P71/MTIOC3B/MTIOC3B#/GTIOC0A/ GTIOC4A/GTIOC0A#/GTIOC4A#
31	VCC	VCC
32	P30/MTIOC0B/MTCLKD/TXD0/SMOSI0/ SSDA0/SSLA0	VSS
33	VSS	P65/IRQ9/AN211/CMPC53/DA1
34	P24/MTIC5U/MTCLKC/RXD0/SMISO0/ SSCL0/RSPCKA	P64/IRQ8/AN210/CMPC33/DA0
35	P23/MTIC5V/MTCLKB/CACREF/SCK0/ MOSIA	AVCC2
36	P22/MTIC5W/MTCLKA/CTS0#/RTS0#/SS0#/ MISOA	AVSS2
37	P47/AN007/CVREFH	P62/IRQ6/AN208/CMPC43
38	P44/AN004	P44/AN100/CMPC30/CMPC31
39	P43/AN003/CVREFL	P43/AN003
40	P42/AN002	P42/AN002/CMPC20/CMPC21
41	P41/AN001	P41/AN001/CMPC10/CMPC11
42	P40/AN000	P40/AN000/CMPC00/CMPC01
43	AVCC0	AVCC1
44	VREFH0	AVCC0
45	VREFL0	AVSS0
46	AVSS0	AVSS1
47	VCL	P11/MTIOC3A/MTCLKC/MTIOC3A#/ MTCLKC#/MTIOC9D/GTIOC3B/GTETRGA/ GTIOC3B#/GTETRGC/TMO3/POE9#/ IRQ1-DS
48	EMLE	P10/MTIOC9B/MTCLKD/MTIOC9B#/ MTCLKD#/GTETRGB/GTETRGD/TMRI3/ POE12#/CTS6#/RTS6#/SS6#/IRQ0-DS

4. Important Information when Migrating Between the MCUs

This section provides the important information regarding differences between the RX66T Group and the RX63T Group. 4.1 Notes on Pin Design describes notes regarding the hardware and 4.2 Notes on Functional Design describes notes regarding the software.

4.1 Notes on Pin Design

Migration between the RX63T Group (100 pins) and the RX66T Group (100 pins: without both PGA pseudo-differential input and USB) can easily be achieved since they are pin to pin compatible except some pins. Please note that some pins need to be handled differently between Groups. Refer to 3.5 100-Pin Package (RX66T: Without PGA Pseudo-Differential Input and USB Pins) for details.

4.1.1 VCL Pin (External Capacity)

When using a smoothing capacitor connected to the VCL pin for stabilizing internal power supply, use 0.1 µF on the RX63T Group, and 0.47 µF on the RX66T Group.

4.1.2 PLLVCC Pin

The RX66T Group does not have the PLLVCC pin.

4.1.3 Pins for Setting Modes

On the RX63T Group the mode-setting pins on release from the reset state are MD and P00, but on the RX66T Group they are MD and UB (function-multiplexed with P00).

4.1.4 Inputting an External Clock

When an external clock is input to the EXTAL pin, the counter-phase clock can be input to the XTAL pin on the RX63T Group, however, the XTAL pin must be open on the RX66T Group.

4.1.5 PGA Pseudo-Differential Input–Related Pins (P40 to P42, P44 to P46, PH0, and PH4)

On the RX66T Group a negative voltage may be input on the PGA pseudo-differential input pins from the reset state.

Therefore, regardless of whether or not the PGA is used, it is necessary to change the settings of the PGA-related registers in order to use the pin functions of P40 to P42, P44 to P46, PH0, and PH4 after release from the reset state.

For details, refer to the descriptions of the VOLSR.PGAVLS bit, the initial setting sequence of the A/D converter, and the PIDR register in RX66T Group: User's Manual: Hardware.

Note that the above-mentioned setting changes are necessary even on products not equipped with PGA pseudo-differential input.

4.1.6 Integrated USB DP/DM Pull-Up and Pull-Down Resistors

The RX66T Group is provided with integrated DP/DM pull-up and pull-down resistors. This means that it uses a different USB external connection circuit configuration than the RX63T. For details, refer to 31.3.1.4, Example of USB External Connection Circuit, in RX66T Group User's Manual: Hardware.

4.1.7 Inserting Decoupling Capacitors between AVCC and AVSS Pins

To prevent destruction of the analog input pins (AN000 to AN007, AN100 to AN107, AN200 to AN211, AN216, and AN217) by abnormal voltage such as an excessive surge, insert capacitors between AVCCn and AVSSn as shown in the figure below, and connect a protective circuit to protect the analog input pins (AN000 to AN007, AN100 to AN107, AN200 to AN211, AN216, and AN217).



Notes: 1. The values shown here are reference values.



2. Rin: Signal source impedance
3. Place the capacitors to be placed between the power supply pins AVCC0 and AVSS0, AVCC1 and AVSS1, and AVCC2 and AVSS2 as close to the pins as possible to improve the precision of A/D conversion.
   When using the A/D converter with a higher operating frequency than 40 MHz, take the following steps to satisfy the electrical characteristics requirements.
   (1) Add a 1000-pF capacitor to the 0.1-µF capacitor.
   (2) Place the 1000-pF capacitor closer to the MCU than the 0.1-µF capacitor.
   (3) Place the capacitor on the AVCC1 side closer to the MCU than that on the AVCC0 side.

4.2 Notes on Functional Design

Software operating on the RX63T Group are compatible with some software on the RX66T Group. However, careful evaluation is required since specifications such as operating timing and electrical characteristics are different between the Groups.

This section describes notes on software regarding settings of functions that are different between the RX66T Group and the RX63T Group.

For differences in modules and functions, refer to 2.Comparative Overview of Specifications. For further information, refer to the User's Manual: Hardware listed in 5.Reference Documents.

4.2.1 RIIC Operating Voltage Setting

When using the RIIC on the RX66T Group, it is necessary to specify the power supply voltage range in order to maintain the proper slope characteristics.

The initial setting is VCC = 4.5 V or greater. If a power supply voltage lower than 4.5 V will be used, change the voltage range setting before starting RIIC operation.

For details, refer to the description of the VOLSR.RICVLS bit in RX66T Group: User's Manual: Hardware.

4.2.2 USB Operating Voltage Setting

When using the USB on the RX66T Group, it is necessary to set the UBS power supply control bit to 1 before starting USB operation.

For details, refer to the description of the VOLSR.USBVON bit in RX66T Group: User's Manual: Hardware.

4.2.3 Exception Vector Table

Addresses allocated in the vector table are fixed on the RX63T Group. On the RX66T Group, the vector table addresses are relocatable using the value set in the exception table register (EXTB) as the start address.

4.2.4 Voltage Level Setting

On the RX66T Group, values for the voltage level setting register (VOLSR) of operating modes, voltage detection level select register (LVDLVLR) of the voltage detection circuit, and option function select register 1 (OFS1) of the option-setting memory need to be changed to appropriate values depending on the operating voltage. Make sure to set these values by a program.

4.2.5 Endian Setting

On the RX63T Group the endian setting is specified in the MDEB register (for user boot mode) or MDES register (single-chip mode) in the option setting memory, but on the RX66T Group the endian setting is specified in the MDE register in the option setting memory.

4.2.6 Option-Setting Memory

ID code protection and ID code protection of the on-chip debugger are located in the ROM on the RX63T Group, and in the option-setting memory on the RX66T Group. Note that setting procedures are different between the Groups.

4.2.7 Clock Frequency Setting

On the RX63T Group, the restrictions on setting clock frequency is ICLK ≥ PCLK. On the RX66T Group, set as follows:

Restrictions on setting clock frequency: ICLK ≥ BCLK, PCLKC ≥ PCLKA ≥ PCLKB

Restrictions on clock frequency ratio: (N: integer)

ICLK:FCLK = N:1 or 1:N;
ICLK:PCLKA = N:1 or 1:N;
ICLK:PCLKB = N:1 or 1:N;
ICLK:PCLKC = N:1 or 1:N;
ICLK:PCLKD = N:1 or 1:N;
PCLKA:PCLKC = 1:1 or 1:2,
PCLKB:PCLKD = 1:1, 2:1, 4:1, 1:2

Also, on the RX66T Group, when setting the frequency of ICLK to faster than 120 MHz, the value of the MEMWAIT register needs to be changed.

4.2.8 PLL Circuit

On the RX63T Group the multiplication factor setting range of the PLL circuit is 8× to 50×, but on the RX66T Group it is 10× to 30× (in 0.5× increments). Change the setting to an appropriate value when using the PLL circuit. Also, on the RX66T Group use a program to switch the PLL clock.

4.2.9 MOSCWTCR Register

On the RX63T Group this register counts cycles of the main clock, but on the RX66T Group it counts cycles of the LOCO clock.

4.2.10 Operation of Main Clock Oscillation Stop Detection Function

The oscillation stop detection function detects when the operation of the main clock oscillator stops and supplies a LOCO clock using the output of the low-speed on-chip oscillator as the clock source for the system clock, instead of the main clock or PLL clock.

Note that on the RX66T Group, when the HOCO clock is selected as the PLL clock source and the PLL clock is selected as the system clock source, the system clock does not switch to the LOCO clock even if main clock oscillation stop is detected.

4.2.11 All-Module Clock Stop Mode

On the RX63T Group, when transition is made to all-module clock stop mode, 1 must be written to MSTPA27, MSTPA29.

On the RX66T Group, when transition is made to all-module clock stop mode, 1 must be written to MSTPA24, MSTPA27, MSTPA29, and MSTPD0 to MSTPD7.

4.2.12 Input Buffer Control by DIRQnE Bits (n = 0 to 15)

On the RX66T Group, setting the DPSIERy.DIRQnE (y = 0 or 1, n = 0 to 15) bit to 1 enables the input buffer of the corresponding pin among IRQ0-DS to IRQ15-DS. Note that once the input buffer is enabled, inputs on these pins are sent to the corresponding DPSIFRy.DIRQnF (y = 0 or 1, n = 0 to 15) bits, but they are not sent to the interrupt controller, peripheral modules, and I/O ports.

4.2.13 Software Configurable Interrupt

On the RX63T Group the interrupt sources have fixed vector numbers, but on the RX66T Group the MTU and GPTW interrupt sources are classified as software configurable interrupt A and set in software configurable interrupt A source select register n (SLIARn), allowing interrupt sources to be allocated to 208 to 255 in the interrupt vector table.

4.2.14 Initialization of Port Direction Register (PDR)

The method of initializing the PDR differs between the RX63T Group and RX66T Group, even on products with the same pin count.

4.2.15 Note on Controlling Switching to General I/O Port Pin Operation by POE3

On the RX66T Group, when an output disable request is generated by making a setting in POE3, pins for which the setting is 1 in the corresponding PMMCRn register (n = 0 to 3) of the POE3 are switched to general I/O port pin operation. Therefore, set the bits in the corresponding POECRn register (n = 0 to 3) to 0 beforehand.

4.2.16 Operating Frequencies of the GPTW and MTU3d

On the RX66T Group, the count clock for the GPTW and MTU3d is PCLKC while the bus clock is PCLKA. Note that restrictions may apply depending on a combination of frequencies used.

4.2.17 DMAC Trigger by the MTU

On the RX66T Group, if a DMA transfer is initiated by the MTU, the trigger signal is cleared when the DMAC requests ownership of the internal bus. Accordingly, the state of the internal bus may lead to a wait for the start of DMA transfer.

4.2.18 MTIOC Pin Output Level when Counter Stopped

When operating with the MTIOC pin in the output state, clearing the CSTn bit to 0 causes the counter to stop. When this happens in complementary PWM mode or reset synchronous PWM mode on the RX66T Group, the initial output level set in the TOCR1A or TOCR2A register is output on the MTIOC pin.

When operating in other than complementary PWM mode or reset synchronous PWM mode, the output compare output level of the MTIOC is maintained.

When a write to the TIOR register occurs while the value of the CSTn bit is 0, the output level of the pin is updated to the initial output value setting.

4.2.19 Count Clock Restrictions

On the RX66T Group the pulse width of the MTU’s count clock source must be at least 1.5 PCLKC cycles, when counting single edges, or at least 2.5 PCLKC cycles, when counting both edges. A smaller pulse width may cause a malfunction.

In phase counting mode the phase difference and overlap of the two input clocks must be at least 1.5 PCLKC cycles and at least 2.5 PCLKC cycles, respectively.

4.2.20 Note on Timer Mode Register Setting for ELC Event Input

When using the MTU for ELC operation on the RX66T Group, set the timer mode register (TMDR) of the relevant channel to its initial value (00h).

4.2.21 Port Output Enable

Registers for the port output enable on the RX66T Group are quite different from those on the RX63T Group. Note that compatibility is low in this function.

4.2.22 Control in response to Output Disabling Request on Port Output Enable 3

When a request to disable outputs is generated on the RX66T Group, pins for which the corresponding bits in the POECR1 to POECR3 and POECR7 registers are set to 1 enter the high-impedance state, and pins for which the corresponding bits in the PMMCR0 to PMMCR3 registers are set to 1 are switched to general I/O port pin operation.

When both bits are set to 1 for the same pin, the settings of the POECR1 to POECR3 and POECR7 registers take priority, and the pins enter the high-impedance state.

After a pin is switched to general I/O port pin operation, the settings of the corresponding bits in the PDR and PODR registers determine the state of the pin.

4.2.23 Setting the Active Level with MTU or GPTW Set to Inverted Output

On the RX66T Group the MPC.PmnPFS register can be used to specify normal output or inverted output for the MTU and GPTW.

When inverted output is selected on the MTU, the active level specified by the MTU.TOCR1j and MTU.TOCR2j registers (j = A, B) and the active level of the signals which are output to the pins is inverted. To use detection of simultaneous conduction in this case, specify in the ALR1 and ALR2 registers the active level based on the signals which are output to the pins.

When inverted output is selected on the GPTW, the active level of the signals which are output to the pins is inverted. To use detection of simultaneous conduction in this case, specify in the ALR3 to ALR5 registers the active level based on the signals which are output to the pins.

4.2.24 Reading Pins in High-Impedance State

When pins are put into the high-impedance state by the POE on the RX66T Group, their level cannot be read. The value when read is undefined. To read the level of the pins, release them from the high-impedance state.

This limitation does not apply when port switching control is selected instead of high-impedance control.

4.2.25 Note on Using POE and POEG Together

When using the POE and POEG together on the RX66T Group, do not apply output disable control by both the POE and POEG to the same GPTW output pin.

4.2.26 General PWM Timer

Registers for the general PWM timer on the RX66T Group are quite different from those on the RX63T Group. Note that compatibility is low in this function.

4.2.27 Watchdog Timer and Independent Watchdog Timer

On the RX66T Group it is possible to select either maskable or non-maskable as the type of the WDT underflow and refresh error interrupts and the IWDT underflow and refresh error interrupts.

4.2.28 Eliminating I^2C Bus Interface Noise

The RX63T Group has integrated analog noise filters on the SCL and SDA lines, but the RX66T Group has no integrated analog noise filters.

4.2.29 12-Bit A/D Converter

Registers for the 12-bit A/D converter on the RX66T Group are quite different from those on the RX63T Group. Note that compatibility is low in this function.

4.2.30 A/D Conversion Start Bit

On the RX66T Group, when the single-scan continuous function is used (ADGSPCR.GBRP bit = 1) with group priority control operation mode enabled on the 12-bit A/D converter (ADCSR.ADCS[1:0] bits = 01b and ADGSPCR.PGS bit = 1), the value of the ADCSR.ADST bit is maintained as 1.

4.2.31 Restrictions on Comparison Function

On the RX66T Group the comparison function of the 12-bit A/D converter has the following restrictions:

1. Use of self-diagnostics and double trigger mode are prohibited. (ADRD, ADDBLDR, ADDBLDRA, and ADDBLDRB are not covered by the comparison function)
2. To use matching or unmatching output, it is necessary to select single scan mode.
3. When temperature sensor or internal reference voltage is selected for window A, operation of window B is prohibited.
4. When temperature sensor or internal reference voltage is selected for window B, operation of window A is prohibited.
5. The same channel cannot be set for both window A and window B.
6. It is necessary to make settings such that high-side reference value ≥ low-side reference value.

4.2.32 Generation of A/D Scan Conversion End Interrupt

On the RX66T Group, when scanning was started by a software trigger, an A/D scan conversion end interrupt is generated if the ADCSR.ADIE bit is set to 1 when the scan ends, even when double-trigger mode has been selected.

4.2.33 Scan Conversion Time of 12-Bit A/D Converter

The scan conversion times differ on the RX63T Group and RX66T Group. The scan conversion time (t_{SCAN}), for a single scan where the number of selected channels is n, is shown below for each group. For details, refer to the descriptions of the 12-bit A/D converter analog input sampling time and scan conversion time in RX63T Group User's Manual: Hardware and RX66T Group User's Manual: Hardware.

RX63T: $t_{SCAN} = t_D + t_{SPLSH} + t_{DIAG} + (t_{CONV} \times n) + t_{ED}$

RX66T: $t_{SCAN} = t_D + t_{SPLSH} + (t_{DIS} \times n) + t_{DIAG} + (t_{CONV} \times n) + t_{ED}$

t_D: Start-of-scanning-delay time

t_{SPLSH}: Channel-dedicated sample-and-hold circuit processing time

t_{DIS}: Disconnection detection assistance processing time

t_{DIAG}: Self-diagnostic A/D conversion processing time

t_{CONV}: A/D conversion processing time

t_{ED}: End-of-scanning-delay time

4.2.34 D/A Converter Settings

When making D/A converter settings on the RX66T Group, first set comparator C as the output destination using the D/A destination select register (DADSELR), then wait for the D/A converter output to stabilize before enabling comparator operation.

Similarly, stop the comparator temporarily before making changes to the settings of the D/A converter, then wait for the D/A converter output to stabilize before enabling comparator operation.

4.2.35 ROM Cache

The RX66T Group has an 8 KB ROM cache, and ROM cache operation is disabled after a reset is released.

To use the ROM cache, set the ROMCE.ROMCEN bit to 1.

4.2.36 Using Commands in the Flash Memory

On the RX63T Group, programming and erasing the flash memory are performed by issuing FCU commands to the FCU. On the RX66T Group, programming and erasing the flash memory are performed by controlling the FCU with the FACI commands specified in the FACI command issuing area.

Table 4.1 is a comparative listing of FCU and FACI commands.

Table 4.1 Comparison of FCU and FACI Command Specifications

Item	FCU Command (RX63T)	FACI Command (RX66T)
Command issuing area	P/E address (00F8 0000h to 00FF FFFFh)	FACI command issuing area (007E 0000h)
Available command	• Normal mode transition • Status read mode transition • Lock bit read mode transition (lock bit read 1) • Peripheral clock notification • Programming • Block erase • P/E suspend • P/E resume • Status register clear • • Lock bit read 2/blank check • Lock bit programming	• Programming • Block erase • P/E suspend • P/E resume • Status clear • Forced stop • Lock-bit read • Blank check • Configuration setting • Lock-bit programming

5. Reference Documents

User's Manual: Hardware

RX63T Group User's Manual: Hardware, Rev. 2.20 (R01UH0238EJ0220)
(The latest version can be downloaded from the Renesas Electronics website.)

RX66T Group User's Manual: Hardware, Rev. 1.21 (R01UH0749EJ0121)
(The latest version can be downloaded from the Renesas Electronics website.)

Application Note

Design Guide for Migration between RX Family: Differences in Package External form (R01AN4591EJ)
(The latest version can be downloaded from the Renesas Electronics website.)

Technical Updates/Technical News

(The latest version can be downloaded from the Renesas Electronics website.)

Related Technical Updates

This application note reflects the content of the following technical updates:

- TN-RX*-A151A/E
- TN-RX*-A152A/E
- TN-RX*-A161A/E
- TN-RX*-A186A/E
- TN-RX*-A193A/E
- TN-RX*-A0213A/E
- TN-RX*-A0218A/E
- TN-RX*-A0219A/E
- TN-RX*-A0226A/E
- TN-RX*-A0227A/E
- TN-RX*-A0260A/E

Revision History

Rev.	Date	Description	
		Page	Summary
1.00	Sep. 20, 2018	—	First edition issued
1.10	Oct. 2, 2020	5	1 Table 1.1 Comparison of Built-In Functions of RX66T Group and RX63T Group revised
		7	2.1 Table 2.1 Comparative Overview of CPUs revised
		8	2.1 Table 2.2 Comparison of CPU Registers revised
		9	2.2 Table 2.3 Comparative Overview of Operating Modes and Table 2.4 Comparison of Operating Mode Registers revised
		10	2.3 Address Space added
		13	2.4 Figure 2.4 Comparison of Option-Setting Memory Areas added
		15, 16	2.5 Table 2.6 Comparative Overview of Voltage Detection Circuits revised
		24 to 26	2.5 Table 2.11 Comparison of Operation-Enable Setting Procedures for Bits Related to Voltage Monitoring 2 Interrupt and Voltage Monitoring 2 Reset revised
		27 to 29	2.6 Table 2.12 Comparative Overview of Clock Generation Circuits revised
		30, 31	2.6 Table 2.13 Comparison of Clock Generation Circuit Registers revised
		33	2.7 Table 2.15 Comparison of Clock Frequency Accuracy Measurement Circuit Registers revised
		37, 38	2.8 Table 2.17 Comparative Overview of Low Power Consumption Functions revised
		40	2.10 Exception Handling added
		41 to 43	2.11 Table 2.21 Comparative Overview of Interrupt Controllers revised
		44	2.11 Table 2.22 Comparison of Interrupt Controller Registers revised
		45, 46	2.12 Table 2.23 Comparative Overview of Buses revised
		54	2.16 Table 2.32 Comparative Overview of I/O Ports on 112-Pin Packages revised
		55	2.16 Table 2.33 Comparative Overview of I/O Ports on 100-Pin Packages (RX66T: With PGA Pseudo-Differential Input) and Table 2.34 Comparative Overview of I/O Ports on 100-Pin Packages (RX66T: Without PGA Pseudo-Differential Input) revised
		56	2.16 Table 2.35 Comparative Overview of I/O Ports on 64-Pin Packages revised
		56, 57	2.16 Table 2.36 Comparison of I/O Port Functions added
		58	2.16 Table 2.37 Comparison of I/O Port Registers revised
		59 to 77	2.17 Table 2.38 Comparison of Multiplexed Pin Assignments added
		78 to 102	2.17 Table 2.39 to Table 2.57 Comparison of Pmn Pin Function Control Register (PmnPFS) added
		103, 104	2.17 Table 2.58 Comparison of Multi-Function Pin Controller Registers revised
		107, 108	2.18 Table 2.60 Comparison of Multi-Function Timer Pulse Unit 3 Registers revised
		109 to 111	2.18 Table 2.61 Comparison of TPSC Bit Settings (Other Than MTU5) added

Rev.	Date	Description	
		Page	Summary
1.10	Oct. 2, 2020	111	2.18 Table 2.62 Comparison of TPSC Bit Settings (MTU5) added
		114 to 129	2.19 Table 2.64 Comparison of Port Output Enable 3 Registers revised
		133 to 140	2.20 Table 2.66 Comparison of General PWM Timer Registers revised
		141	2.20 Table 2.67 Comparative Listing of GTIOA and GTIOB Bit Settings added
		145, 146	2.23 Table 2.71 Comparative Overview of Independent Watchdog Timers revised
		149	2.24 Table 2.74 Comparison of USB 2.0 FS Host/Function Module Registers revised
		153	2.25 Table 2.76 Comparison of Serial Communications Interface Channel Specifications revised
		154 to 156	2.25 Table 2.77 Comparison of Serial Communications Interface Registers revised
		159	2.26 Table 2.79 Comparison of I^2C Bus Interface Registers revised
		166	2.29 Table 2.84 Comparison of CRC Calculator Registers revised
		167 to 172	2.30 Table 2.85 Comparative Overview of 12-Bit A/D Converters revised
		173 to 176	2.30 Table 2.86 Comparison of 12-Bit A/D Converter Registers revised
		177 to 179	2.30 Table 2.87 Comparison of A/D Conversion Start Triggers Set in ADSTRGR Register (144-, 120-, 112-, and 100-Pin Versions) added
		180, 181	2.30 Table 2.88 Comparison of A/D Conversion Start Triggers Set in ADSTRGR Register (64- and 48-Pin Versions)
		182	2.31 Table 2.89 Comparative Overview of D/A Converters revised
		184, 185	2.33 Table 2.92 Comparative Overview of RAM revised
		185	2.33 Table 2.93 Comparison of RAM Registers revised
		186 to 189	2.34 Table 2.94 Comparative Overview of Flash Memory revised
		190, 191	2.34 Table 2.95 Comparison of Flash Memory Registers revised
		192	2.35 Table 2.96 Packages revised
		200 to 204	3.2 Table 3.2 Comparative Listing of 112-Pin Package Pin Functions revised
		205 to 209	3.3 Table 3.3 Comparative Listing of 100-Pin Package Pin Functions (RX66T: With PGA Pseudo-Differential Input and USB Pins) revised
		210 to 214	3.4 Table 3.4 Comparative Listing of 100-Pin Package Pin Functions (RX66T: With PGA Pseudo-Differential Input and Without USB Pins) revised
		215 to 219	3.5 Table 3.5 Comparative Listing of 100-Pin Package Pin Functions (RX66T: Without PGA Pseudo-Differential Input and USB Pins) revised
		220 to 222	3.6 Table 3.6 Comparative Listing of 64-Pin Package Pin Functions revised
		223	4.1.4 General I/O Ports deleted

Rev.	Date	Description	
		Page	Summary
1.10	Oct. 2, 2020	223	4.1.6 Integrated USB DP/DM Pull-Up and Pull-Down Resistors added
		225	4.2.3 Exception Vector Table revised
		226	4.2.8 Main Clock Oscillator deleted
			4.2.9 MOSCWTCR Register and 4.2.10 Operation of Main Clock Oscillation Stop Detection Function added
		226, 227	4.2.12, 4.2.14, 4.2.15, 4.2.18, and 4.2.19 added
		227, 228	4.2.21 to 4.2.26 added
		228, 229	4.2.27 and 4.2.29 to 4.2.32 added
		229	4.2.33 added
		230	4.2.35 Table 4.1 Comparison of Specifications Between FCU and FAGI commands revised
		231	5. Reference Documents revised
		232	Related Technical Updates revised
1.20	Mar. 1, 2022	56	Table 2.36 Comparative Overview of I/O Ports on 48-Pin Packages added
		163	Table 2.82 Comparative Overview of Serial Peripheral Interface revised
		166	Table 2.83 SPCR2 register added
		194	2.35 Packages revised
		225, 226	3.7 48-pin package added
		231	4.2.19 Count Clock Restrictions revised

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

   A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.
2. Processing at power-on

   The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.
3. Input of signal during power-off state

   Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.
4. Handling of unused pins

   Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.
5. Clock signals

   After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.
6. Voltage application waveform at input pin

   Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).
7. Prohibition of access to reserved addresses

   Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.
8. Differences between products

   Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
6. Renesas Electronics products are classified according to the following two quality grades: “Standard” and “High Quality”. The intended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below.
   "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
   "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

   Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user’s manual or other Renesas Electronics document.
7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (“Vulnerability Issues”). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
8. When using Renesas Electronics products, refer to the latest product information (data sheets, user’s manuals, application notes, “General Notes for Handling and Using Semiconductor Devices” in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/.