

To our customers,

---

## Old Company Name in Catalogs and Other Documents

---

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1<sup>st</sup>, 2010  
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

# 455A Group, 4559 Group

## Differences between 455A Group and 4559 Group

### 1. The Performance Overview Differences

Parameter	Function		
	455A Group	4559 Group	
Number of basic instructions	138 (SBK*, RBK*, TW5A, TA5W instructions added, CRCK instruction deleted)	135	
ROM type	QzROM	← The same as 455A Group	
ROM size	8192 words × 10 bit (M3455AG8FP / M3455AG8-XXXFP) 12288 words × 10 bit (M3455AGCFP / M3455AGC-XXXFP)	6144 words × 10 bit (M34559G6FP / M34559G6-XXXFP)	
RAM size	512 words × 4 bit (Including LCD display RAM 32 words × 4 bit)	288 words × 4 bit (Including LCD display RAM 32 words × 4 bit)	
Input/Output ports	D0 ~ D5	Key-on wakeup function and Pull-up function Both functions can be switched by software	No such function
		The output structure can be switched by software. Port D5 is also used as INT pin	← The same as 455A Group
	D6, D7	Key-on wakeup function and Pull-up function Both functions can be switched by software	No such function
		Port D6, D7 are input/output ports, and are used as XCIN and XCOUT	Port D6, D7 are only output ports, and are also used as XCIN and XCOUT
	P00 ~ P03	The pull-up, key-on wakeup function, and structure can be switched by software. Port P00 ~ P03 are also used as SEG16 ~ SEG19 pins	← The same as 455A Group
		PU00, PU01 are pull-up control register of P00 ~ P01 and P02 ~ P03, respectively	PU00 ~ PU03 are pull-up control register of P00 ~ P03, respectively
	P10 ~ P13	The pull-up, key-on wakeup function, and structure can be switched by software. Port P10 ~ P13 are also used as SEG20 ~ SEG23 pins	← The same as 455A Group
		PU02, PU03 are pull-up control register of P10 ~ P11 and P12 ~ P13, respectively	PU10 ~ PU13 are pull-up control register of P10 ~ P13, respectively
	P20 ~ P23	The pull-up, key-on wakeup function, and structure can be switched by software. Port P20 ~ P23 are also used as SEG24 ~ SEG27 pins	← The same as 455A Group
		PU10 ~ PU13 are pull-up control register of P20 ~ P23, respectively	PU20 ~ PU23 are pull-up control register of P20 ~ P23, respectively
	P30 ~ P33	The pull-up, key-on wakeup function, and structure can be switched by software. Port P30 ~ P33 are also used as SEG28 ~ SEG31 pins	← The same as 455A Group
		PU20 ~ PU23 are pull-up control register of P30 ~ P33, respectively	PU30 ~ PU33 are pull-up control register of P30 ~ P33, respectively
		Key-on wakeup return only by edge	Key-on wakeup return by edge/level
	C	Port C is also used as CNTR	← The same as 455A Group
Timer	Timer 1	8-bit programmable timer with 1 reload register	← The same as 455A Group
	Timer 2	8-bit programmable timer with 2 reload registers	← The same as 455A Group
	Timer 3	16-bit fixed dividing timer (for clock)	← The same as 455A Group
		4 counter sources: XCIN input, ORCLK input, Low-speed/High-speed on-chip oscillator Counter source selection register: W51, W50	2 counter sources: XCIN input, ORCLK input Counter source selection register: W33
		8 kinds of optional count value Count value selection register: W30 ~ W32	4 kinds of optional count value Count value selection register: W30 ~ W31
	Timer LC	4-bit timer with 1 reload register (for LCD)	← The same as 455A Group
WDT	16-bit fixed dividing timer (for watching)	← The same as 455A Group	


\* (SBK, RBK) cannot be used in the M3455AG8.

(Continued)

LCD control circuit	Bias	1/2, 1/3	← The same as 455A Group
	Duty	1/2, 1/3, 1/4	
	Common out	4	
	Segment output	32	
	Internal resistor	2r×3, 2r×2, r×3, r×2 (r=100kΩ typical)	
On-chip oscillator	High speed	f(HSOCO): 500KHz Typ. (Ta=25°C, VDD=3V)	f(RING): 250KHz Typ. (Ta=25°C, VDD=3V)
	Low speed	f(LSOCO): 50KHz Typ. (Ta=25°C, VDD=3V)	← No such function
Interrupts	Sources	4 (one for external, three for timer)	← The same as 455A Group
	Nesting	1 level	
Sub-routing nesting		8 level	← The same as 455A Group
Clock generating circuit		Main clock (Ceramic oscillator) Sub-clock (Quartz-crystal oscillator) Internal clock (High-speed/Low-speed on chip oscillator)	Main clock (Ceramic/RC oscillation) Sub-clock (Quartz-crystal oscillator) Internal clock (on chip oscillator)

## 2. Pin Configuration Differences

455A Group Pin Configuration (Top View)



PLQP0052JA-A (52P6A-A)

4559 Group pin configuration is the same as 455A Group

### 3. Control Register Differences

Interrupt control register V1			455A Group			4559 Group
			at RESET: 0000 <sub>2</sub>	at power down: 0000 <sub>2</sub>	R/W	
V1 <sub>3</sub>	Timer 2 interrupt enable bit	0	Interrupt disabled (SNZT2 instruction is valid)			← (The same as 455A Group)
		1	Interrupt enabled (SNZT2 instruction is invalid)			
V1 <sub>2</sub>	Timer 1 interrupt enable bit	0	Interrupt disabled (SNZT1 instruction is valid)			
		1	Interrupt enabled (SNZT1 instruction is invalid)			
V1 <sub>1</sub>	Not used	0	The bit has no function,			
		1	but Read/Write is enabled.			
V1 <sub>0</sub>	External 0 interrupt enable bit	0	Interrupt disabled (SNZ0 instruction is valid)			
		1	Interrupt enabled (SNZ0 instruction is invalid)			

Interrupt control register V2			455A Group			4559 Group
			at RESET: 0000 <sub>2</sub>	at power down: 0000 <sub>2</sub>	R/W	
V2 <sub>3</sub>	Not used	0	The bit has no function,			← (The same as 455A Group)
		1	but Read/Write is enabled.			
V2 <sub>2</sub>	Not used	0	The bit has no function,			
		1	but Read/Write is enabled.			
V2 <sub>1</sub>	Not used	0	The bit has no function,			
		1	but Read/Write is enabled.			
V2 <sub>0</sub>	Timer 3 interrupt enable bit	0	Interrupt disabled (SNZT3 instruction is valid)			
		1	Interrupt enabled (SNZT3 instruction is invalid)			

Interrupt control register I1			455A Group			4559 Group
			at RESET: 0000 <sub>2</sub>	at power down: state retained	R/W	
I1 <sub>3</sub>	INT pin input control bit	0	INT pin input disabled			← (The same as 455A Group)
		1	INT pin input enabled			
I1 <sub>2</sub>	INT pin interrupt valid waveform /return level selection bit	0	Falling waveform/"L" level			
		1	Rising waveform/"H" level			
I1 <sub>1</sub>	INT pin edge detection circuit control bit	0	One-side edge detection			
		1	Both edges detection			
I1 <sub>0</sub>	INT pin timer 1 count start synchronous circuit control bit	0	Not selected			
		1	Selected			

Clock control register MR			455A Group			4559 Group
			at RESET: 1100 <sub>2</sub>	at power down: state retained	R/W	
MR <sub>3</sub>	Operation mode selection bits	MR <sub>3</sub> MR <sub>2</sub>	Operation mode			← (The same as 455A Group)
		0 0	Through mode			
		0 1	Frequency divided by 2 mode			
		1 0	Frequency divided by 4 mode			
MR <sub>2</sub>		1 1	Frequency divided by 8 mode			
		MR <sub>1</sub> MR <sub>0</sub>	System clock			
MR <sub>1</sub>	System clock selection bits	0 0	f(HSOCO)			f(RING)
		0 1	f(XIN)			← (The same as 455A Group)
MR <sub>0</sub>		1 0	f(XCIN)			
		1 1	f(LSOCO)			Not available

Clock control register RG		455A Group			4559 Group		
		at RESET: 1000 <sub>2</sub>	at power down: state retained	W	at RESET: 000 <sub>2</sub>	at power down: state retained	W
RG <sub>3</sub>	Low-speed on-chip oscillator (f(LSOCO)) control bit	0	Low-speed on-chip oscillator (f(LSOCO)) oscillation available			No such bit	
		1	Low-speed on-chip oscillator (f(LSOCO)) oscillation stop				
RG <sub>2</sub>	Sub-clock (f(XCIN)) control bit	0	Sub-clock (f(XCIN)) oscillation available, Ports D <sub>6</sub> and D <sub>7</sub> not selected			← (The same as 455A Group)	
		1	Sub-clock (f(XCIN)) oscillation stop, Ports D <sub>6</sub> and D <sub>7</sub> selected				
RG <sub>1</sub>	Main-clock (f(XIN)) control bit	0	Main clock (f(XIN)) available				
		1	Main clock (f(XIN)) stop				
RG <sub>0</sub>	On-chip oscillator control bit	0	High-speed on-chip oscillator (f(HSOCO)) oscillation available			On-chip oscillator (f(RING)) oscillation available	
		1	High-speed on-chip oscillator (f(HSOCO)) oscillation stop			On-chip oscillator (f(RING)) oscillation stop	

Timer control register W1		455A Group			4559 Group	
		at RESET: 0000 <sub>2</sub>	at power down: state retained	R/W		
W <sub>13</sub>	Timer 1 count auto-stop circuit selection bit	0	Timer 1 count auto-stop circuit not selected			← (The same as 455A Group)
		1	Timer 1 count auto-stop circuit selected			
W <sub>12</sub>	Timer 1 control bit	0	Stop (retained)			
		1	Operating			
W <sub>11</sub>	Timer 1 count source selection bit	W <sub>11</sub> W <sub>10</sub>		Count source		
		0	0	PWM signal (PWMOUT)		
		0	1	Prescaler output (ORCLK)		
W <sub>10</sub>		1	0	Timer 3 underflow signal (T3UDF)		
		1	1	CNTR input		

Timer control register W2		455A Group			4559 Group	
		at RESET: 0000 <sub>2</sub>	at power down: state retained	R/W		
W <sub>23</sub>	CNTR pin output control bit	0	CNTR pin output invalid			← (The same as 455A Group)
		1	CNTR pin output valid			
W <sub>22</sub>	PWM signal "H" interval expansion function control bit	0	PWM signal "H" interval expansion function invalid			
		1	PWM signal "H" interval expansion function valid			
W <sub>21</sub>	Timer 2 control bit	0	Stop (status retained)			
		1	Operating			
W <sub>20</sub>	Timer 2 count source selection bit	0	XIN input			
		1	Prescaler output (ORCLK)/2			

Timer control register W3		455A Group			
		at RESET: 0000 <sub>2</sub>	at power down: state retained	R/W	
W <sub>33</sub>	Timer 3 control bit	0	Stop (initial state)		
		1	Operating		
W <sub>32</sub>	Timer 3 count value selection bit	W <sub>32</sub> W <sub>31</sub> W <sub>30</sub>		Count value	
		0	0	0	Underflow every 512 count
		0	0	1	Underflow every 1024 count
W <sub>31</sub>		0	1	0	Underflow every 2048 count
		0	1	1	Underflow every 4096 count
W <sub>30</sub>		1	0	0	Underflow every 8192 count
		1	0	1	Underflow every 16384 count
		1	1	0	Underflow every 32768 count
		1	1	1	Underflow every 65536 count

Timer control register W3			4559 Group		
			at RESET: 0000 <sub>2</sub>	at power down: state retained	R/W
W3 <sub>3</sub>	Timer 3 count source selection bit	0	XCIN input		
		1	Prescaler output (ORCLK)		
W3 <sub>2</sub>	Timer 3 control bit	0	Stop (initial state)		
		1	Operating		
W3 <sub>1</sub>	Timer 3 count value selection bit	W3 <sub>1</sub> W3 <sub>0</sub>		Count value	
		0	0	Underflow every 8192 count	
		0	1	Underflow every 16384 count	
		1	0	Underflow every 32768 count	
W3 <sub>0</sub>		1	1	Underflow every 65536 count	

Timer control register W4			455A Group			4559 Group
			at RESET: 0000 <sub>2</sub>	at power down: state retained	R/W	
W4 <sub>3</sub>	Timer LC control bit	0	Stop (state retained)			← (The same as 455A Group)
		1	Operating			
W4 <sub>2</sub>	Timer LC count source selection bit	0	Bit 4 of Timer 3 (T3 <sub>4</sub> )			
		1	System clock (STCK)			
W4 <sub>1</sub>	CNTR pin output auto-control circuit selection bit	0	CNTR output auto-control circuit not selected			
		1	CNTR output auto-control circuit selected			
W4 <sub>0</sub>	CNTR pin input count edge selection bit	0	Falling edge			
		1	Rising edge			

Timer control register W5			455A Group			4559 Group
			at RESET: 0000 <sub>2</sub>	at power down: state retained	R/W	
W5 <sub>3</sub>	Not used	0	The bit has no function, but Read/Write is enable.			No such register
		1	The bit has no function, but Read/Write is enable.			
W5 <sub>2</sub>	Not used	0	The bit has no function, but Read/Write is enable.			
		1	The bit has no function, but Read/Write is enable.			
W5 <sub>1</sub>	Timer 3 count source selection bit	W5 <sub>1</sub> W5 <sub>0</sub>		Count source		
		0	0	XCIN input		
		0	1	ORCLK input		
		1	0	Low-speed on chip oscillator		
W5 <sub>0</sub>		1	1	High-speed on chip oscillator		

LCD control register L1			455A Group			4559 Group
			at RESET: 0000 <sub>2</sub>	at power down: state retained	R/W	
L1 <sub>3</sub>	Internal dividing resistor for LCD power supply selection bit	0	2r×3, 2r×2			← (The same as 455A Group)
		1	r×3, r×2			
L1 <sub>2</sub>	LCD control bit	0	Stop			
		1	Operating			
L1 <sub>1</sub>	LCD duty and bias selection bit	L1 <sub>1</sub> L1 <sub>0</sub>		Duty	Bias	
		0	0	Not available	Not available	
		0	1	1/2	1/2	
		1	0	1/3	1/3	
L1 <sub>0</sub>		1	1	1/4	1/3	

Timer control register PA			455A Group			4559 Group
			at RESET: 0 <sub>2</sub>	at power down: 0 <sub>2</sub>	W	
PA <sub>0</sub>	Prescaler control bit	0	Stop (state retained)			← (The same as 455A Group)
		1	Operating			

LCD control register L2			455A Group			4559 Group
			at RESET: 0000 <sub>2</sub>	at power down: state retained	W	
L2 <sub>3</sub>	SEG <sub>0</sub> /VLC <sub>3</sub> pin function switch bit	0	SEG <sub>0</sub>		← (The same as 455A Group)	
		1	VLC <sub>3</sub>			
L2 <sub>2</sub>	SEG <sub>1</sub> /VLC <sub>2</sub> pin function switch bit	0	SEG <sub>1</sub>			
		1	VLC <sub>2</sub>			
L2 <sub>1</sub>	SEG <sub>2</sub> /VLC <sub>1</sub> pin function switch bit	0	SEG <sub>2</sub>			
		1	VLC <sub>1</sub>			
L2 <sub>0</sub>	Internal dividing resistor for LCD power supply control bit	0	Internal dividing resistor valid			
		1	Internal dividing resistor invalid			

LCD control register L3			455A Group			4559 Group
			at RESET: 1111 <sub>2</sub>	at power down: state retained	W	
L3 <sub>3</sub>	P2 <sub>3</sub> /SEG <sub>27</sub> pin function switch bit	0	SEG <sub>27</sub>		← (The same as 455A Group)	
		1	P2 <sub>3</sub>			
L3 <sub>2</sub>	P2 <sub>2</sub> /SEG <sub>26</sub> pin function switch bit	0	SEG <sub>26</sub>			
		1	P2 <sub>2</sub>			
L3 <sub>1</sub>	P2 <sub>1</sub> /SEG <sub>25</sub> pin function switch bit	0	SEG <sub>25</sub>			
		1	P2 <sub>1</sub>			
L3 <sub>0</sub>	P2 <sub>0</sub> /SEG <sub>24</sub> pin function switch bit	0	SEG <sub>24</sub>			
		1	P2 <sub>0</sub>			

LCD control register C1			455A Group			4559 Group
			at RESET: 1111 <sub>2</sub>	at power down: state retained	W	
C1 <sub>3</sub>	P0 <sub>3</sub> /SEG <sub>19</sub> pin function switch bit	0	SEG <sub>19</sub>		← (The same as 455A Group)	
		1	P0 <sub>3</sub>			
C1 <sub>2</sub>	P0 <sub>2</sub> /SEG <sub>18</sub> pin function switch bit	0	SEG <sub>18</sub>			
		1	P0 <sub>2</sub>			
C1 <sub>1</sub>	P0 <sub>1</sub> /SEG <sub>17</sub> pin function switch bit	0	SEG <sub>17</sub>			
		1	P0 <sub>1</sub>			
C1 <sub>0</sub>	P0 <sub>0</sub> /SEG <sub>16</sub> pin function switch bit	0	SEG <sub>16</sub>			
		1	P0 <sub>0</sub>			

LCD control register C2			455A Group			4559 Group
			at RESET: 1111 <sub>2</sub>	at power down: state retained	W	
C2 <sub>3</sub>	P1 <sub>3</sub> /SEG <sub>23</sub> pin function switch bit	0	SEG <sub>23</sub>		← (The same as 455A Group)	
		1	P1 <sub>3</sub>			
C2 <sub>2</sub>	P1 <sub>2</sub> /SEG <sub>22</sub> pin function switch bit	0	SEG <sub>22</sub>			
		1	P1 <sub>2</sub>			
C2 <sub>1</sub>	P1 <sub>1</sub> /SEG <sub>21</sub> pin function switch bit	0	SEG <sub>21</sub>			
		1	P1 <sub>1</sub>			
C2 <sub>0</sub>	P1 <sub>0</sub> /SEG <sub>20</sub> pin function switch bit	0	SEG <sub>20</sub>			
		1	P1 <sub>0</sub>			

LCD control register C3			455A Group			4559 Group
			at RESET: 11112	at power down: state retained	W	← (The same as 455A Group)
C33	P33/SEG31 pin function switch bit	0	SEG31		← (The same as 455A Group)	
		1	P33			
C32	P32/SEG30 pin function switch bit	0	SEG30			
		1	P32			
C31	P31/SEG29 pin function switch bit	0	SEG29			
		1	P31			
C30	P30/SEG28 pin function switch bit	0	SEG28			
		1	P30			

Pull-up control register PU0			455A Group			4559 Group
			at RESET: 00002	at power down: state retained	R/W	← (The same as 455A Group)
PU03	Pull-up transistor control bit	0	P12, P13 pull-up transistor OFF		P03 pull-up transistor OFF	
		1	P12, P13 pull-up transistor ON		P03 pull-up transistor ON	
PU02	Pull-up transistor control bit	0	P10, P11 pull-up transistor OFF		P02 pull-up transistor OFF	
		1	P10, P11 pull-up transistor ON		P02 pull-up transistor ON	
PU01	Pull-up transistor control bit	0	P02, P03 pull-up transistor OFF		P01 pull-up transistor OFF	
		1	P02, P03 pull-up transistor ON		P01 pull-up transistor ON	
PU00	Pull-up transistor control bit	0	P00, P01 pull-up transistor OFF		P00 pull-up transistor OFF	
		1	P00, P01 pull-up transistor ON		P00 pull-up transistor ON	

Pull-up control register PU1			455A Group			4559 Group
			at RESET: 00002	at power down: state retained	R/W	← (The same as 455A Group)
PU13	Pull-up transistor control bit	0	P23 pull-up transistor OFF		P13 pull-up transistor OFF	
		1	P23 pull-up transistor ON		P13 pull-up transistor ON	
PU12	Pull-up transistor control bit	0	P22 pull-up transistor OFF		P12 pull-up transistor OFF	
		1	P22 pull-up transistor ON		P12 pull-up transistor ON	
PU11	Pull-up transistor control bit	0	P21 pull-up transistor OFF		P11 pull-up transistor OFF	
		1	P21 pull-up transistor ON		P11 pull-up transistor ON	
PU10	Pull-up transistor control bit	0	P20 pull-up transistor OFF		P10 pull-up transistor OFF	
		1	P20 pull-up transistor ON		P10 pull-up transistor ON	

Pull-up control register PU2			455A Group			4559 Group
			at RESET: 00002	at power down: state retained	R/W	← (The same as 455A Group)
PU23	Pull-up transistor control bit	0	P33 pull-up transistor OFF		P23 pull-up transistor OFF	
		1	P33 pull-up transistor ON		P23 pull-up transistor ON	
PU22	Pull-up transistor control bit	0	P32 pull-up transistor OFF		P22 pull-up transistor OFF	
		1	P32 pull-up transistor ON		P22 pull-up transistor ON	
PU21	Pull-up transistor control bit	0	P31 pull-up transistor OFF		P21 pull-up transistor OFF	
		1	P31 pull-up transistor ON		P21 pull-up transistor ON	
PU20	Pull-up transistor control bit	0	P30 pull-up transistor OFF		P20 pull-up transistor OFF	
		1	P30 pull-up transistor ON		P20 pull-up transistor ON	

Pull-up control register PU3			455A Group			4559 Group
			at RESET: 0000 <sub>2</sub>	at power down: state retained	R/W	← (The same as 455A Group)
PU3 <sub>3</sub>	Pull-up transistor control bit	0	D6, D7 pull-up transistor OFF			P3 <sub>3</sub> pull-up transistor OFF
		1	D6, D7 pull-up transistor ON			P3 <sub>3</sub> pull-up transistor ON
PU3 <sub>2</sub>	Pull-up transistor control bit	0	D4, D5 pull-up transistor OFF			P3 <sub>2</sub> pull-up transistor OFF
		1	D4, D5 pull-up transistor ON			P3 <sub>2</sub> pull-up transistor ON
PU3 <sub>1</sub>	Pull-up transistor control bit	0	D2, D3 pull-up transistor OFF			P3 <sub>1</sub> pull-up transistor OFF
		1	D2, D3 pull-up transistor ON			P3 <sub>1</sub> pull-up transistor ON
PU3 <sub>0</sub>	Pull-up transistor control bit	0	D0, D1 pull-up transistor OFF			P3 <sub>0</sub> pull-up transistor OFF
		1	D0, D1 pull-up transistor ON			P3 <sub>0</sub> pull-up transistor ON

Output structure control register FR0			455A Group			4559 Group
			at RESET: 0000 <sub>2</sub>	at power down: state retained	W	
FR0 <sub>3</sub>	Ports P1 <sub>2</sub> and P1 <sub>3</sub> output structure selection bit	0	N-channel open-drain output			← (The same as 455A Group)
		1	CMOS output			
FR0 <sub>2</sub>	Ports P1 <sub>0</sub> and P1 <sub>1</sub> output structure selection bit	0	N-channel open-drain output			
		1	CMOS output			
FR0 <sub>1</sub>	Ports P0 <sub>2</sub> and P0 <sub>3</sub> output structure selection bit	0	N-channel open-drain output			
		1	CMOS output			
FR0 <sub>0</sub>	Ports P0 <sub>0</sub> and P0 <sub>1</sub> output structure selection bit	0	N-channel open-drain output			
		1	CMOS output			

Output structure control register FR1			455A Group			4559 Group
			at RESET: 0000 <sub>2</sub>	at power down: state retained	W	
FR1 <sub>3</sub>	Ports D <sub>3</sub> output structure selection bit	0	N-channel open-drain output			← (The same as 455A Group)
		1	CMOS output			
FR1 <sub>2</sub>	Ports D <sub>2</sub> output structure selection bit	0	N-channel open-drain output			
		1	CMOS output			
FR1 <sub>1</sub>	Ports D <sub>1</sub> output structure selection bit	0	N-channel open-drain output			
		1	CMOS output			
FR1 <sub>0</sub>	Ports D <sub>0</sub> output structure selection bit	0	N-channel open-drain output			
		1	CMOS output			

Output structure control register FR2			455A Group			4559 Group
			at RESET: 0000 <sub>2</sub>	at power down: state retained	W	
FR2 <sub>3</sub>	Ports P3 <sub>2</sub> , P3 <sub>3</sub> output structure selection bit	0	N-channel open-drain output			← (The same as 455A Group)
		1	CMOS output			
FR2 <sub>2</sub>	Ports P3 <sub>0</sub> , P3 <sub>1</sub> output structure selection bit	0	N-channel open-drain output			
		1	P3 <sub>0</sub> , P3 <sub>1</sub> CMOS output			
FR2 <sub>1</sub>	Ports D <sub>5</sub> output structure selection bit	0	N-channel open-drain output			
		1	CMOS output			
FR2 <sub>0</sub>	Ports D <sub>4</sub> output structure selection bit	0	N-channel open-drain output			
		1	CMOS output			

Output structure control register FR3			455A Group			4559 Group
			at RESET: 0000 <sub>2</sub>	at power down: state retained	W	
FR3 <sub>3</sub>	Ports P2 <sub>3</sub> output structure selection bit	0	N-channel open-drain output			← (The same as 455A Group)
		1	CMOS output			
FR3 <sub>2</sub>	Ports P2 <sub>2</sub> output structure selection bit	0	N-channel open-drain output			
		1	CMOS output			
FR3 <sub>1</sub>	Ports P2 <sub>1</sub> output structure selection bit	0	N-channel open-drain output			
		1	CMOS output			
FR3 <sub>0</sub>	Ports P2 <sub>0</sub> output structure selection bit	0	N-channel open-drain output			
		1	CMOS output			

Key-on wakeup control register K0			455A Group			4559 Group
			at RESET: 0000 <sub>2</sub>	at power down: state retained	R/W	
K0 <sub>3</sub>	Ports P1 <sub>2</sub> , P1 <sub>3</sub> key-on wakeup control bit	0	Key-on wakeup invalid			← (The same as 455A Group)
		1	Key-on wakeup valid			
K0 <sub>2</sub>	Ports P1 <sub>0</sub> , P1 <sub>1</sub> key-on wakeup control bit	0	Key-on wakeup invalid			
		1	Key-on wakeup valid			
K0 <sub>1</sub>	Ports P0 <sub>2</sub> , P0 <sub>3</sub> key-on wakeup control bit	0	Key-on wakeup invalid			
		1	Key-on wakeup valid			
K0 <sub>0</sub>	Ports P0 <sub>0</sub> , P0 <sub>1</sub> key-on wakeup control bit	0	Key-on wakeup invalid			
		1	Key-on wakeup valid			

Key-on wakeup control register K1			455A Group			4559 Group
			at RESET: 0000 <sub>2</sub>	at power down: state retained	R/W	
K1 <sub>3</sub>	Ports P2 <sub>3</sub> key-on wakeup control bit	0	Key-on wakeup invalid			← (The same as 455A Group)
		1	Key-on wakeup valid			
K1 <sub>2</sub>	Ports P2 <sub>2</sub> key-on wakeup control bit	0	Key-on wakeup invalid			
		1	Key-on wakeup valid			
K1 <sub>1</sub>	Ports P2 <sub>1</sub> key-on wakeup control bit	0	Key-on wakeup invalid			
		1	Key-on wakeup valid			
K1 <sub>0</sub>	Ports P2 <sub>0</sub> key-on wakeup control bit	0	Key-on wakeup invalid			
		1	Key-on wakeup valid			

Key-on wakeup control register K2			455A Group			4559 Group
			at RESET: 0000 <sub>2</sub>	at power down: state retained	R/W	
K2 <sub>3</sub>	Ports P3 <sub>2</sub> , P3 <sub>3</sub> Key-on wakeup control bit	0	Key-on wakeup not used			← (The same as 455A Group)
		1	Key-on wakeup used			
K2 <sub>2</sub>	Ports P3 <sub>0</sub> , P3 <sub>1</sub> Key-on wakeup control bit	0	Key-on wakeup not used			
		1	Key-on wakeup used			
K2 <sub>1</sub>	INT pin return condition selection bit	0	Returned by level			
		1	Returned by edge			
K2 <sub>0</sub>	INT pin key-on condition selection bit	0	Key-on wakeup invalid			
		1	Key-on wakeup valid			

Key-on wakeup control register K3			455A Group		
			at RESET: 0000 <sub>2</sub>	at power down: state retained	R/W
K3 <sub>3</sub>	Ports D <sub>6</sub> and D <sub>7</sub> Key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
K3 <sub>2</sub>	Ports D <sub>4</sub> and D <sub>5</sub> Key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
K3 <sub>1</sub>	Ports D <sub>2</sub> and D <sub>3</sub> Key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
K3 <sub>0</sub>	Ports D <sub>0</sub> and D <sub>1</sub> Key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		

Key-on wakeup control register K3			4559 Group		
			at RESET: 0000 <sub>2</sub>	at power down: state retained	R/W
K3 <sub>3</sub>	Ports P <sub>32</sub> , P <sub>33</sub> return condition selection bit	0	Return by level		
		1	Return by edge		
K3 <sub>2</sub>	Ports P <sub>32</sub> , P <sub>33</sub> valid waveform/level selection bit	0	Falling waveform/"L" level		
		1	Rising waveform/"H" level		
K3 <sub>1</sub>	Ports P <sub>30</sub> , P <sub>31</sub> return condition selection bit	0	Return by level		
		1	Return by edge		
K3 <sub>0</sub>	Ports P <sub>30</sub> , P <sub>31</sub> valid waveform/level selection bit	0	Falling waveform/"L" level		
		1	Rising waveform/"H" level		

4. RAM Map Differences

455A Group RAM Map

512 words × 4 bit (2048 bits)

Register Y	Register Z	0															1														
	Register X	0	1	2	3	...	12	13	14	15	0	1	2	3	...	12	13	14	15												
0																															
1																															
2																															
3																															
4																															
5																															
6																															
7																															
8																0	8	16	24												
9																1	9	17	25												
10																2	10	18	26												
11																3	11	19	27												
12																4	12	20	28												
13																5	13	21	29												
14																6	14	22	30												
15																7	15	23	31												

Note: The numbers in the shaded area indicate the corresponding segment output pin numbers.

4559 Group RAM Map


288 words × 4 bit (1152 bits)

Register Y	Register Z	0															1			
	Register X	0	1	2	3	...	12	13	14	15	0	1	2	3						
0																				
1																				
2																				
3																				
4																				
5																				
6																				
7																				
8																0	8	16	24	
9																1	9	17	25	
10																2	10	18	26	
11																3	11	19	27	
12																4	12	20	28	
13																5	13	21	29	
14																6	14	22	30	
15																7	15	23	31	

Note: The numbers in the shaded area indicate the corresponding segment output pin numbers.

5. State Transition Graph of M3455AG8FP/ M3455AGCFP and M34559G6FP

Inside is the state of M34559G6FP



**Stabilizing time:**

<sup>ⓐ</sup>:Microcomputer starts its operation after counting the f(HSOCO)/ f(RING) to 1376 times.

<sup>ⓑ</sup>:Microcomputer starts its operation after counting the f(HSOCO) to (system clock division ratio × 15) times.

Microcomputer starts its operation after counting the f(RING) to (system clock division ratio × 171) times.

<sup>Ⓒ</sup>:Microcomputer starts its operation after counting the f(XIN) to (system clock division ratio × 171) times.

The same as 455A Group

<sup>Ⓓ</sup>:Microcomputer starts its operation after counting the f(XCIN) to (system clock division ratio × 171) times.

The same as 455A Group

<sup>Ⓔ</sup>:Microcomputer starts its operation after counting the f(LSOCO) to (system clock division ratio × 15) times.

## 6. The Added and Deleted Instructions of 455A Group

Mnemonic	Added /Deleted	Instruction Code(HEX)	Function	Detailed Description
TW5A	added	2 1 2	(W5) ← (A)	Transfers the contents of register A to timer control register W5.
TAW5	added	2 4 F	(A) ← (W5)	Transfers the contents of timer control register W5 to register A.
RBK	added	0 4 0	TABP p instruction execution: p6←0	Sets referring data area to pages 0 to 63 when the TABP p instruction is executed. This instruction is valid only for the TABP p instruction.
SBK	added	0 4 1	TABP p instruction execution: p6←1	Sets referring data area to pages 64 to 127 when the TABP p instruction is executed. This instruction is valid only for the TABP p instruction.
CRCK	deleted	2 9 B	RC oscillation circuit selected	Selects the RC oscillation circuit for main clock f(XIN).

## 7. Reference Document

Datasheet

455A Group Datasheet

4559 Group Datasheet

(Use the most recent version of the document on the Renesas Technology Website.)

Technical News/Technical Update

(Use the most recent version of the document on the Renesas Technology Website.)

## Website and Support

Renesas Technology Website  
<http://www.renesas.com/>

Inquiries  
<http://www.renesas.com/inquiry>  
[csc@renesas.com](mailto:csc@renesas.com)

REVISION HISTORY	455A Group, 4559 Group Differences between 455A Group and 4559 Group
------------------	---

Rev.	Date	Description	
		Page	Summary
1.00	Mar 07, 2008	—	First edition issued
2.00	Aug 27, 2008	1	The content of “The Performance Overview Differences” revised
		2	The content of “Pin Configuration Differences” revised
		12	The content of “State Transition Graph” revised

All trademarks and registered trademarks are the property of their respective owners.

Notes regarding these materials

1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (<http://www.renesas.com>)
5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
  - (1) artificial life support devices or systems
  - (2) surgical implantations
  - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
  - (4) any other purposes that pose a direct threat to human life
 Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.
9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.