RENESAS

Sine Wave based Inverter SLG47004

This app note describes how the AnalogPAK SLG47004 can be used as the core of a sine wave-based inverter useful for automotive and renewable energies application. It describes the implemented logic, AnalogPAKs configuration and the obtained results of a highly integrated inverter.

Contents

1.	References	1
2.	Introduction	2
3.	Design description	2
4.	Sine Wave based Inverter implementation	5
5.	Test and Conclusion	. 13
6.	Revision History	. 16

Terms and Definitions

IC	Integrated circuit
IR	Infrared
LED	Light-emitting diode

1. References

For related documents and software, please visit:

GreenPAK™ Programmable Mixed-Signal Products | Renesas

Download our free Go Configure Software Hub [1] to open the .gp files [2] and view the proposed circuit design. Use the GreenPAK development tools [3] to freeze the design into your own customized IC in a matter of minutes. Renesas provides a complete library of application notes [4] featuring design examples as well as explanations of features and blocks within the Dialog IC.

- [1] Go Configure Software Hub, Software Download and User Guide, Renesas Electronics
- [2] AN-CM-374 Sine Wave Based Inverter.gp, AnalogPAK Design File, Renesas Electronics
- [3] GreenPAK Development Tools, Development Tools Webpage, Renesas Electronics
- [4] GreenPAK Application Notes, Application Notes Webpage, Renesas Electronics
- [5] SLG47004, Datasheet, Renesas Electronics

2. Introduction

The climate change and its consequences have increased government concern about how to replace fossil fuel with cleaner and more sustainable alternatives for electricity generation. Renewable energy sources, such as solar, wind, hydropower, biomass, and geothermal energy, have emerged as real solutions with a huge development all over the world in the last years. These developments not only refer to large wind or solar farms, but also to domestic generation, with small solar panels or wind turbines that replace or reduce the cost of energy from the public electric grids.

However, these sources typically generate DC electricity, while most applications and the electrical grid operate on AC. Inverters bridge this gap by converting DC power into AC power, making renewable energy sources compatible with existing infrastructure.

Similar considerations can be made about automotive applications. Various devices and portable equipment require AC power which may be not available on a trail, campsite, or different locations where the only available electrical power can be obtained from the car battery. As it is a DC power supply, inverters are mandatory to get the required AC power from the battery.

To implement the power conversion, DC-AC inverters usually apply the Pulse Width Modulation (PWM) technique. PWM is a widely used technique where switches like Power MOSFETs are controlled with pulses of variable widths, to obtain an automatic control and regulation of AC voltage output (and its frequency), keeping it at the nominal value independent of the output load.

There are several studies and technologies that have been developed to determine how to obtain the better response from the inverter control system. From all these resources, and evaluating the available devices in the market, it can be concluded that inverters that change the output voltage according to the changes in the load and generates a sinusoidal AC voltage waveform are the best alternative to obtain AC power from DC sources without generating electromagnetic compatibility issues, such as switching losses or harmonic generation.

3. Design description

In order to obtain DC-AC conversion, PWM based inverters regulate the output voltage by changing the width of the pulses generated at a comparatively high frequency. Therefore, the output voltage depends on the switching frequency and pulse width, which varies according to the value of the load connected at the output. Several methods of generating the pulse width modulation have been studied, being the sinusoidal pulse width modulation (SPWM) the widely used in power electronics as the modulation method for PWM inverters.

As mentioned before, a single-phase design requires switching transistors, MOSFETS or IGBTs on each arm of an H-bridge with antiparallel freewheeling diodes to discharge current when the switch is turned off, as it is shown in Figure 1.



Figure 1: Basic H-bridge Circuit

Q1-Q4 signals are the SPWM outputs of the inverter controller.

An inverter controller can be implemented by considering the block diagram shown in Figure 2.



Figure 2: Inverter Schematic

A high frequency triangular waveform, generally in several kHz, is necessary to generate the SPWM signals. This task is implemented with finite state machines (FSM)/Counters, D-type Flip Flops and a low pass external filter. It is referenced as HF Triangle Generator in the previous diagram and is based on the AN-CM-265 Programmable Limits PWM app note. The generator output is a PWM signal with triangular variation of duty cycle, which is then filtered by a low pass filter to obtain a triangular shape.

This triangular waveform is compared to a low voltage 50 or 60 Hz sine waveform with the Analog Comparators of the AnalogPAK. With this comparison, the sinusoidal modulation of the PWM is implemented. The modulation scheme, and the obtained signal, are shown in Figure 3.

Finally, an inverter gate is used to generate the complementary signals for the SPWM outputs (S1 to S4 in Figure 1). The output of the H-Bridge contains an LC-filter so the high-frequency component of the SPWM is filtered and, finally, the sinusoidal waveform of 50 or 60 Hz is applied to the load.





In order to obtain better results, the frequency ratio between the triangular and the sinusoidal waveforms must be an integer $N = f_C/f_S$, where f_C is the carrier frequency (the triangular waveform) and f_S is the modulation frequency (the sine waveform). With this condition, the number of voltage pulses per half-cycle results in N/2.

The amplitude of the output signal can be controlled by changing the amplitude low frequency sine waveform. If a short mathematical analysis is performed, a modulation index m can be defined as the ratio between the amplitude of the low frequency sine wave (V_s) and the high frequency triangular wave (V_c) :

$$m = \frac{V_s}{V_c}$$

For regulation range, m must be equal or less than 1.0. If the previous condition is considered, the output voltage of the H-bridge controlled by SPWM results:

$$V_{load} = \frac{\sqrt{2}}{4} \cdot m \cdot V_{DC}$$

Where V_{DC} is the input DC voltage to the inverter.

In this application note, the fixed frequency sine waveform is generated with a Wien oscillator based on the AnalogPAK's internal OPAMP and a RC external network to set the oscillation frequency. In Figure 4, the schematic circuit can be seen.



Figure 4: Wien Oscillator

As one of the main issues of the Wien oscillator is its frequency instability, the OPAMP's gain must be exactly 2 to start oscillating without distorting the sine wave output signal. To do so, precision resistors should be used. Also, as not only the temperature changes but also the voltage fluctuations, and the OPAMP's imperfections can affect the output, a soft clipping circuit is included.

The offset of the sine wave is set by the VREF voltage (corresponding to VDD/2), and the amplitude is controlled by an automatic gain control (AGC) implemented with another internal OPAMP and the digital rheostats of the AnalogPAK. The amplitude control is implemented as output feedback, in order to regulate the output voltage of the inverter. This control is implemented with internal Analog Comparators that varies the rheostat counter depending on the output voltage. The corresponding schematic circuit is shown in Figure 5.



Figure 5: SPWM Regulator

4. Sine Wave based Inverter Implementation

As described earlier, the High Frequency Triangular Waveform generator, is based on the AN-CM-265 Programmable Limits PWM app note, so a high frequency PWM signal with a triangular variation of duty cycle is obtained. The implementation of the generator can be seen in Figure 6.



Figure 6: Triangle Waveform Generator

The generator is based on the internal OSC2 25 MHz oscillator, configured for an output frequency of 12.5 MHz. This clock is the time base used for PWM generation with CNT2 and CNT4, which generate the corresponding square waveform with the desired duty cycle. Counter data of both counters is defined to obtain a PWM of 50 KHz. The configuration of both counters can be seen on Figure 7 and Figure 8.

8-bit CN	T2/DLY2 (MF2)		8-bit CN	T4/DLY4 (MF4)
Multi-function mode:	CNT/DLY	•	Multi-function mode:	CNT/DLY -
Mode:	Reset counter	•	Mode:	Reset counter 🔹
Counter data:	249	\$	Counter data:	249
Output period (typical):	(Range: 1 - 255) N/D <u>For</u>	<u>rmula</u>	Output period (typical):	(Range: 1 - 255) N/D <u>Formula</u>
Edge mode select:	High level reset	-	Edge mode select:	High level reset 🔹
DLY IN init. value:	Initial 1	•	DLY IN init. value:	Initial 0 💌
Output polarity:	Inverted (nOUT)	•	Output polarity:	Non-inverted (OU1 💌
Up signal SYNC:	None	Ŧ	Up signal SYNC:	None 🔻
Keep signal SYNC:	None	-	Keep signal SYNC:	None 🔻
Mode signal SYNC:	Bypass	-	Mode signal SYNC:	Bypass 💌
Со	nnections		Cor	nections
Clock source:	Ext. Clk. (From ma	it 🔻	Clock source:	Ext. Clk. (From mat 🔻
Clock divider:	N/D		Clock divider:	N/D
Clock frequency:	<u>N/D</u>		Clock frequency:	<u>N/D</u>

Figure 7: CNT2 Configuration

Figure 8: CNT4 Configuration

To vary the generated duty cycle, CNT0/DLY0/FSM0 is used to change the relative phase of previous mentioned counters. The slope of triangular duty cycle variation is configured by setting CNT0 counter data.

With the configuration shown in Figure 9, the triangular waveform has a period of 1 ms. (it must be considered the positive ramp and the negative one), so a 1 kHz triangular waveform is obtained.

It is important to mention that in this app note, a 50 Hz SPWM inverter is implemented. If desired, it can be modified for 60 Hz or other frequencies by only changing the period of the triangular and sine waveform.

16-bit CNT0/DLY0/FSM0 (MF0)				
Multi-function mode:	CNT/DLY -			
Туре:	CNT/DLY -			
Mode:	Counter/FSM 👻			
Counter data:	24 \$			
Output period (typical):	2 us <u>Formula</u>			
Edge mode select:	High level reset 🔹			
DLY IN init. value:	Initial 0 💌			
Output polarity:	Non-inverted (OU' 🔻			
Up signal SYNC:	Bypass 💌			
Keep signal SYNC:	Bypass 💌			
Mode signal SYNC:	Bypass 💌			
FSM SET/RST Selection:	Reset to 0 💌			
Connections				
Clock source:	OSC2 ·			
Clock divider:	OSC2 /2 /1			
Clock frequency:	12.5 MHz			

Figure 9: CNT0 Configuration

The high frequency PWM with triangular variation is connected to PIN 18, where the previous mentioned low pass filter is connected. This filter is based on a first-order RC design, with a 1.5 k Ω resistor and a 10 nF capacitor. With these values, the cut-off frequency of the filter results 10.6 KHz.

As described earlier, another oscillator must be implemented. In this case, a sinusoidal oscillator is required to generate the SPWM. Therefore, a Wien based oscillator is implemented using the OPAMP0 of the AnalogPAK. The reference voltage necessary to generate the sine wave with VDD/2 offset is obtained from the VREF of this operational amplifier and with the HD Buffer. Its block diagram is shown in Figure 10 and the configuration of the mentioned blocks is shown in Figure 11, Figure 12, Figure 13 respectively.





ОРАМРО			VRE	F OPAMP0	HD Buffer			
Mode: Bandwidth Selection:	OpAmp mode	•	Enable selection: Register enable:	From matrix Dynamic on/off	•	Power up source: Power up register:	From matrix Disable	•
Charge Pump: 🕐	Enable CP	•	Input voltage		-	Con	nections	
Supporting Blocks On/Off:	Follows OpAmp	•	selection: Output selection:	VDDA * (32 / 64)	• •	Input:	VREF OPAMP0	Ŧ
Vref connection:	Disconnected	•				Output:	PIN 20 (GPIO6)	-
Vref:	1024 mV	-						



Figure 12: VREF OA0 Configuration

Figure 13: HD Buffer Configuration

In Section 3, the SPWM principles were described in. It was mentioned that the amplitude of the sinusoidal waveform allows the inverter to regulate the voltage output. To do so, the regulator shown in Figure 5 is implemented.

RH0 and RH1 must have the same counter value, that is, the same resistance, to allow the OPAMP1 to amplify the sine wave without distorting its offset. This amplifier has a variable gain (determined by the value of RH0 and RH1), enabling the regulator to amplify or reduce the sine waveform amplitude. This gain change is defined by the output voltage feedback.

The output voltage feedback is compared to a reference fixed voltage with the analog comparator ACMP1L. If output is higher than the reference voltage, the OPAMP1 gain goes low and if it is lower, the gain goes high.

This control is made every 31 ms, with a clock signal obtained from OSC0.

The block diagram of voltage regulator is shown in Figure 14.



Figure 14: SPWM Regulator Block Diagram

Both RH0 and RH1 are configured as rheostats, with an initial rheostat counter value set to obtain a unitary gain. Their configurations are shown in Figure 15 and Figure 16.

Digita	l Rheostat0	Digita	l Rheostat1
Mode:	None 🔻	Mode:	Rheostat
Charge Pump Enable:	Always On 🔻	Charge Pump Enable:	Always On
Charge Pump Speed: ⁽⁷⁾	Auto selection 💌	Charge Pump Speed: ⁽⁷⁾	Auto selection
Auto-Trim:	Disable 👻	 Auto-Trim:	Disable
Active level for UP/DOWN:	Up when LOW 🔹	Active level for UP/DOWN:	Up when LOW
Resistance (initial data):	512 (Range: 0 - 1023)	Resistance (initial data):	512 (Range: 0 - 1023)
Calculated resistance:	~50.8088 kOhm Formula	Calculated resistance:	~50.8088 kOhm Form
Con	nections	Con	nections
UP/DOWN source:	Ext. (From matrix) 🔻	UP/DOWN source:	Ext. (From matrix)
Clock:	Ext. Clk. (From mat 💌	Clock:	Ext. Clk. (From mat

Figure 15: RH0 Configuration

Figure 16: RH1 Configuration

The OPAMP1 and ACMP1L configurations can be seen in Figure 17 and Figure 18, respectively.

OPAMP1				A CMP1L		
Mode:	OpAmp mode	-		IN+ gain:	Disable	_
Bandwidth Selection:	128 kHz	-		Vref LPF: (7)	Disable	_
Charge Pump: 🕅	Enable CP	-		Low power start up:	Disable	_
Supporting Blocks On/Off:	Follows OpAmp	-		Sampling mode:	Disable	
Vref connection:	Disconnected	-		Vref source selection:	2.048 V	
Vref:	32 mV	-		Cor	nections	
Figure 17: OP	AMP1 Configurati	on		IN+ source:	PIN 17 (GPIO3)	
				IN- Low to High source:	1792 mV	

IN- High to Low

source: Hysteresis: 1792 mV

0 mV

Figure 18: ACMP1L Configuration

Ŧ

Finally, the SPWM modulator is implemented with ACMP0L and the 2-bit LUT2 configured as an inverter. It is shown in Figure 19. In Pin 19 and Pin 15, the SPWM output and its inverted version are obtained, ready to control the H-bridge output.



Figure 19: SPWM Generator Block Diagram

The entire block diagram of the Sine Wave based inverter and the schematic circuit are shown in Figure 20 and Figure 21.



Figure 20: Sine Wave-Based Inverter Block Diagram







5. Test and Conclusion

To test the implementation, the entire system was assembled. In Figure 22, different parts of the design that are assembled and interconnected are shown.



Figure 22: System Implementation

This implementation was entirely connected and analyzed with an oscilloscope. The hardware and measurement tools can be seen in Figure 23.



Figure 23: System Implementation

To verify the results, the voltage's waveform at the load (scaled by a feedback network) and the output signal on Pin 19 of the SLG47004 were measured.

In Figure 24, the feedback of the output voltage (before the rectifier) is shown. It can be seen how the output voltage has a sinusoidal shape as it was expected.



Figure 24: Inverter Output Voltage

In Figure 25, the SPWM output signal at Pin 19 of the SLG47004 is shown. It can be noted the sinusoidal variation of the duty cycle at the PWM output.



Figure 25: SPWM Output Signal

In the same way, different parts of the design were simulated using the software simulation of the Go Configure Software Hub. As this is a quite complex design, and with slow phenomena (20 ms period) if it is compared with simulation period, the first cycles of the design are shown in the simulation results.

The triangular wave oscillator and SPWM were simulated separately from the rest of the design, injecting a simulated sine wave to the sine input of the SPWM generator.

Figure 26 shows injected sine waveform, the triangular waveform output at the simulated RC filter and the /SPWM Output (Pin 19). It can be seen how the duty cycle of the /SPWM output experiments a sinusoidal variation, as expected.



Figure 26: SPWM Simulation

The Wien based oscillator was also simulated. Its output, with a simulated AC coupling, is shown in Figure 27. As mentioned before, it is important to note that the first cycles are the transient cycles. However, it is useful to show the oscillation with the corresponding frequency (50 Hz).



Figure 27: Oscillator Simulation

In this application note, an entire Sine wave-based inverter is implemented. An inverter is a key component for renewable energies application or portable devices that require AC voltage power supply, and sinusoidal pulse width modulation (SPWM) is one of the most used methods for implementing them.

There are several methods to implement SPWM inverters. In this application note, one of the simplest and most used methods is shown. It is described each step of SPWM generation and regulation, and how it can be connected at the output.

The size of the entire system is smaller than many other implementations and it shows an application where AnalogPAK can be used as the core of the device.

6. Revision History

Revision	Date	Description
1.00	Jan, 31, 2024	Initial release.