Abstract

This application note describes how to implement the two types of digital comparators: Identity comparator and Magnitude comparator. It uses the SLG46533V Dialog GreenPAK CMIC to construct both circuits.

This application note comes complete with design files which can be found in the References section.
Digital Magnitude/Identity Comparator

Contents

Abstract ................................................................................................................................. 1

Contents ............................................................................................................................... 2

Figures ................................................................................................................................. 2

Tables ................................................................................................................................. 2

1 Terms and Definitions ...................................................................................................... 3

2 References ......................................................................................................................... 3

3 Introduction ..................................................................................................................... 4

4 8-Bit Identity Comparator ................................................................................................. 4

4.1 Theory ........................................................................................................................... 4

4.2 GreenPAK Design ......................................................................................................... 5

5 4-Bit Magnitude Comparator ............................................................................................ 8

5.1 Theory .......................................................................................................................... 8

5.2 GreenPAK Design ......................................................................................................... 9

6 Comparators in Cascade ................................................................................................. 12

7 Results ............................................................................................................................... 12

8 Conclusion ....................................................................................................................... 13

Revision History ................................................................................................................ 14

Figures

Figure 1: Logic Diagram of 8-Bit Identity Comparator .......................................................... 5
Figure 2: 2-Bit Identity Comparator Blocks ........................................................................ 6
Figure 3: 3-bit LUT0 Configuration .................................................................................... 6
Figure 4: Identity Comparator Design ................................................................................ 7
Figure 5: Magnitude Comparator Logic Diagram .............................................................. 9
Figure 6: Magnitude Comparator Design .......................................................................... 10
Figure 7: SLG46533V PINs Schematic ........................................................................... 11
Figure 8: 8-Bit Magnitude Comparator Composition .......................................................... 12
Figure 9: Serial Monitor Output After Testing Process ...................................................... 13

Tables

Table 1: GreenPAK PINs Map for Identity Comparator .................................................... 7
Table 2: Truth Table of Magnitude Comparator .................................................................. 10
Table 3: GreenPAK PINs Map of Magnitude Comparator .................................................. 11
1 Terms and Definitions

<table>
<thead>
<tr>
<th>Term</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>LSB</td>
<td>Least significant bit</td>
</tr>
<tr>
<td>LUT</td>
<td>Look-up table</td>
</tr>
<tr>
<td>MSB</td>
<td>Most significant bit</td>
</tr>
<tr>
<td>XNOR</td>
<td>A digital logic gate that gives a true (1 or high) output if the two inputs are identical (both 1s or both 0s)</td>
</tr>
</tbody>
</table>

2 References

For related documents and software, please visit:

Download our free GreenPAK Designer software [1] to open the .gp files [2] and view the proposed circuit design. Use the GreenPAK development tools [3] to freeze the design into your own customized IC in a matter of minutes. Dialog Semiconductor provides a complete library of application notes [4] featuring design examples as well as explanations of features and blocks within the Dialog IC.

3 Introduction

Digital comparison is considered as one of the important methods that are used in digital systems while executing arithmetic or logical operations. It is widely used in CPU, microcontroller, combinational and communication systems and is specially designed to compare the relative magnitudes of binary numbers. This comparison is used for testing whether one number represented by one binary word is greater than, equal, or less than the other number. There are two main types of digital comparators available: Identity comparator and Magnitude comparator.

This app note describes how to implement an 8-bit Identity comparator and a 4-bit Magnitude comparator. This application note covers the concept and the circuit design.

GreenPAK™ CMIC offers all the necessary components and more in low cost configurable ICs which can be configured within minutes. Another advantage of GreenPAK is availability of remaining circuitry inside for other uses.

This note demonstrates a Digital comparator IC with complete testing for verification. The design is robust and commercially viable.

We have used an Arduino program to execute an Automatic test for this design. The program presents all possible binary combinations to the GreenPAK comparator inputs and checks the matching output. See Results section 7.

4 8-Bit Identity Comparator

4.1 Theory

Identity Comparator is a digital comparator that has only one output. It goes high when \( A = B \), either both 1s (High) or both 0s (Low). This comparator can be implemented by a combination of logic gates (XNOR and AND gates) as shown in Figure 1. With 8-bit numbers, the comparator compares each bit of the number with an XNOR gate. Two 8-bit numbers are only equal if each bit is identical.

Inputs: The bits of two numbers which need to be compared \((A, B)\), 8 bits for each number.

Outputs: one output terminal, it goes High if \( A = B \).

The circuit of the equality comparator is made up from an exclusive NOR gate (XNOR) per pair of input bits. If the two inputs are equal (both logic 1 or both logic 0) then a logic 1 is output. The outputs of the XNOR gates are combined in an AND gate, the output of which will be high only when all the XNOR gate outputs are high (XNOR inputs are matched).
4.2 GreenPAK Design

The circuit intended to be designed requires 18 pins; 8 pins as inputs for the first number (A for example), 8 pins for the second number, and a single output that goes High at its output if both numbers are equal, otherwise it is Low. It also includes an Enable input to activate the circuit.

The GreenPAK SLG46533V has 18 inputs/outputs in addition to 25 blocks which can be configured to operate as logic gates. It is therefore suitable for constructing the circuit’s functions.

The logic function XNOR is considered responsible to detect the similarity of the bits; i.e. its output gives a logic 1 if the two bits at the input are equal (whether 0 or 1); the XNOR gate therefore is a 1-bit comparator.

The complete comparator has been built in the form of sections which means a 1-bit comparator was constructed using a XNOR gate; the XNOR output was then connected to a 3-bit LUT in order to create a 2-bit comparator. This process has been repeated four times with the aim to create four 2-bit comparators.

The outputs of those four comparators were connected to a 4-Bit AND gate to build an 8-bit comparator, where the final result is obtained through PIN19, while PIN20 is an enable input as illustrated in Figure 2.

Table 1 shows the pin numbers and the function matching each pin, where PIN19 is the circuit's sole output.
Figure 2: 2-Bit Identity Comparator Blocks

Figure 3: 3-bit LUT0 Configuration
Table 1: GreenPAK PINs Map for Identity Comparator

<table>
<thead>
<tr>
<th>GreenPAK PIN</th>
<th>Function</th>
<th>GreenPAK PIN</th>
<th>Function</th>
<th>GreenPAK PIN</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>VDD</td>
<td>8</td>
<td>A3</td>
<td>15</td>
<td>A6</td>
</tr>
<tr>
<td>2</td>
<td>A0</td>
<td>9</td>
<td>B3</td>
<td>16</td>
<td>B6</td>
</tr>
<tr>
<td>3</td>
<td>B0</td>
<td>10</td>
<td>A4</td>
<td>17</td>
<td>A7</td>
</tr>
<tr>
<td>4</td>
<td>A1</td>
<td>11</td>
<td>GND</td>
<td>18</td>
<td>B7</td>
</tr>
<tr>
<td>5</td>
<td>B1</td>
<td>12</td>
<td>B4</td>
<td>19</td>
<td>Equality (Output)</td>
</tr>
<tr>
<td>6</td>
<td>A2</td>
<td>13</td>
<td>A5</td>
<td>20</td>
<td>Enable</td>
</tr>
<tr>
<td>7</td>
<td>B2</td>
<td>14</td>
<td>B5</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
5  4-Bit Magnitude Comparator

5.1  Theory

The magnitude comparator circuit compares two digital or binary numbers (consider A and B) and determines their relative magnitude. It can also be used to indicate equality, but has two additional outputs, one that is logic 1 when word A is greater than word B, and another that is logic 1 when word A is less than word B.

Three binary Pins are used to indicate the output of the comparison as A > B, A < B, or A = B.

Figure 5 shows the block diagram of a 4-bit comparator which compares the two numbers of 4-bit length. Its output indicates the relationship between A, B.

The comparison process starts by comparing the most significant bit (MSB) first in comparing 4-bit binary numbers.

If equality A = B exists, then the next lowest bit is compared and so on until it reaches the last bit, (LSB). If equality still exists, then the two numbers are considered equal.

Otherwise, if inequality is found, either A > B or A < B, and the relationship between the two numbers is determined and the comparison between any additional lower order bits is ignored.

The output logic statements of this comparator are:

- If A3 = 1 and B3 = 0  
  \[ G = A_3 B_3' + (A_3 XNOR B_3) A_2 B_2' + (A_3 XNOR B_3) (A_2 XNOR B_2) (A_1 XNOR B_1) A_0 B_0' \]

In a similar way, the logic expression for the L (A<B output) can be written as

- If A3 = B3, A2 = B2, and A1 = 1, and B1 = 0  
  \[ L = A_3' B_3 + (A_3 XNOR B_3) A_2' B_2 + (A_3 XNOR B_3) (A_2 XNOR B_2) A_1' B_1 + (A_3 XNOR B_3) (A_2 XNOR B_2) (A_1 XNOR B_1) A_0' B_0 \]

The equal output turns high when all the individual bits of one number exactly matches the corresponding bits of another number. Then the logic expression for A=B output is written as

- If A3 = B3, A2 = B2, A1 = B1, and A0 = 1 and B0 = 0  
  \[ E = (A_3 XNOR B_3) (A_2 XNOR B_2) (A_1 XNOR B_1) (A_0 XNOR B_0) \]

According to the above output Boolean expressions, the circuit of this comparator can be implemented by using standard logic gates as shown in Fig. 5 below. Here, the four outputs from XNOR gates are then combined in an AND gate to give the binary variable E (A = B). A>B and A<B outputs also use XNOR outputs to produce the functional results as shown.

Inputs: The bits of two numbers which need to be compared (A, B), 4 bits for each number, I2C pins, cascading inputs if connecting two ICs for comparing 8-bit numbers.

Outputs: Three output terminals, one each for equality (A = B), greater than (A > B), and less than (A < B).
The design consists of three sections; the first is responsible to detect that the $A > B$ condition was found; the second is responsible to examine that equality ($A = B$) was found, while the last has the task to check the $A < B$ condition was reached.

The blocks 2L0, 2L1, 2L2, and 2L3 were configured to operate as XNOR gates which compare the pairs of bits of both numbers and detecting equality.

The blocks 3L0, 3L1, 3L2, and 3L3 detect whether the $A > B$ condition was attained, where the $A_3$ and $B_3$ are tested at the outset through 3-Bit LUT0. If $A_3 > B_3$ (that is $A_3 = 1$, $B_3 = 0$) a High signal appears on PIN17, but if they are equal, there will be a move towards the less significant of two bits $A_2$, $B_2$ and a comparison occurs via 3-Bit LUT1; and so on for the rest of the bits.

Figure 5: Magnitude Comparator Logic Diagram

5.2 GreenPAK Design

The blocks 2L0, 2L1, 2L2, and 2L3 were configured to operate as XNOR gates which compare the pairs of bits of both numbers and detecting equality.

The blocks 3L0, 3L1, 3L2, and 3L3 detect whether the $A > B$ condition was attained, where the $A_3$ and $B_3$ are tested at the outset through 3-Bit LUT0. If $A_3 > B_3$ (that is $A_3 = 1$, $B_3 = 0$) a High signal appears on PIN17, but if they are equal, there will be a move towards the less significant of two bits $A_2$, $B_2$ and a comparison occurs via 3-Bit LUT1; and so on for the rest of the bits.
The blocks 3L5, 3L14, 3L15, and 3L16 check if A < B condition was fulfilled as the previous method is repeated, but concentration this time will be on A > B (that is Ax = 0, Bx = 1).

The design has been equipped with pins for cascading, enabling several circuits to be connected together and numbers greater than 4 bits could be compared.

These inputs are examined for the case of A = B condition for all the higher significance inputs of the circuit; and consequently, there is a move towards the lower significant bits of the other circuit for holding a comparison.

According to the result of such comparison, the result for the whole-number comparison is taken via the higher-significant outputs of the circuit.

The cascading bits are tested using the blocks 3L3, 3L12 and 3L6 as illustrated in Figure 6.

Table 2 represents the truth table for the final circuit of the Magnitude comparator.

![Figure 6: Magnitude Comparator Design](image)

<table>
<thead>
<tr>
<th>INPUTS</th>
<th>Comparing</th>
<th>Cascading</th>
<th>OUTPUTS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>A3 B3</td>
<td>A2 B2</td>
<td>A1 B1</td>
</tr>
<tr>
<td>A3 &gt; B3</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>A3 = B3</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>A3 = B3</td>
<td>A2 &gt; B2</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>A3 = B3</td>
<td>A2 = B2</td>
<td>A1 &gt; B1</td>
<td>X</td>
</tr>
<tr>
<td>A3 = B3</td>
<td>A2 = B2</td>
<td>A1 = B1</td>
<td>A0 &gt; B0</td>
</tr>
</tbody>
</table>
## Digital Magnitude/Identity Comparator

<table>
<thead>
<tr>
<th>Comparing</th>
<th>Cascading</th>
</tr>
</thead>
<tbody>
<tr>
<td>A3 = B3</td>
<td>A2 = B2</td>
</tr>
<tr>
<td>A3 &lt; B3</td>
<td>A2 &lt; B2</td>
</tr>
<tr>
<td>A3 = B3</td>
<td>A2 = B2</td>
</tr>
</tbody>
</table>

### Table 3: GreenPAK PINs Map of Magnitude Comparator

<table>
<thead>
<tr>
<th>GreenPAK PIN</th>
<th>Function</th>
<th>GreenPAK PIN</th>
<th>Function</th>
<th>GreenPAK PIN</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>VDD</td>
<td>8</td>
<td>SCL</td>
<td>15</td>
<td>I (A=B)</td>
</tr>
<tr>
<td>2</td>
<td>-</td>
<td>9</td>
<td>SDA</td>
<td>16</td>
<td>I(A&lt;B)</td>
</tr>
<tr>
<td>3</td>
<td>A0</td>
<td>10</td>
<td>B2</td>
<td>17</td>
<td>A&gt;B</td>
</tr>
<tr>
<td>4</td>
<td>B0</td>
<td>11</td>
<td>GND</td>
<td>18</td>
<td>A=B</td>
</tr>
<tr>
<td>5</td>
<td>A1</td>
<td>12</td>
<td>A3</td>
<td>19</td>
<td>A&lt;B</td>
</tr>
<tr>
<td>6</td>
<td>B1</td>
<td>13</td>
<td>B3</td>
<td>20</td>
<td>-</td>
</tr>
<tr>
<td>7</td>
<td>A2</td>
<td>14</td>
<td>I (A&gt;B)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 7: SLG46533V PINs Schematic

Application Note  Revision 1.0  22-Oct-2018

© 2018 Dialog Semiconductor
6 Comparators in Cascade

An 8-bit comparator can be built by cascading of two 4-bit comparators to compare two 8-bit numbers. Figure 8 below shows the circuit connection of this comparator in which the outputs of the lower order comparator is linked to the respective cascade inputs of the higher comparator I (A < B), I(A = B), and I(A > B).

A high signal must be connected to the A = B cascade input of the lower comparator, while the other two cascading inputs A < B & A > B must be connected to a low signal. This also applies to a single IC if only two 4-bit words are being compared. The final result of the comparison appears on the three outputs of the higher order 4-bit comparator.

![Figure 8: 8-Bit Magnitude Comparator Composition](image)

7 Results

To make sure that the design operates properly, assistance of an external microcontroller circuit was employed to carry out an automatic test for all the possible cases to which such a circuit might be subject.

The comparator contains 8 inputs, 4 for each number; hence the number of the cases which could be created is 256.

A program has been written for an Arduino board and it was connected to the final design. The program’s function is to generate all the possible binary formations for the inputs, to read each case's output, and to verify its correctness. Figure 9 below shows a serial monitor after testing.

The applied code could be found in the files enclosed with the project.
8 Conclusion

This application note has described the design of a digital comparator circuit of 2 types; Identity and Magnitude. The GreenPAK CMIC has shown a high efficiency as to construction of the desired digital circuits. Additionally, the circuit's design is inexpensive, has a short design time, and delivers a complete tested IC.
Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0</td>
<td>22-Oct-2018</td>
<td>Initial Version</td>
</tr>
</tbody>
</table>
Digital Magnitude/Identity Comparator

Status Definitions

<table>
<thead>
<tr>
<th>Status</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>DRAFT</td>
<td>The content of this document is under review and subject to formal approval, which may result in modifications or additions.</td>
</tr>
<tr>
<td>APPROVED or unmarked</td>
<td>The content of this document has been approved for publication.</td>
</tr>
</tbody>
</table>

Disclaimer

Information in this document is believed to be accurate and reliable. However, Dialog Semiconductor does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information. Dialog Semiconductor furthermore takes no responsibility whatsoever for the content in this document if provided by any information source outside of Dialog Semiconductor.

Dialog Semiconductor reserves the right to change without notice the information published in this document, including without limitation the specification and the design of the related semiconductor products, software and applications.

Applications, software, and semiconductor products described in this document are for illustrative purposes only. Dialog Semiconductor makes no representation or warranty that such applications, software and semiconductor products will be suitable for the specified use without further testing or modification. Unless otherwise agreed in writing, such testing or modification is the sole responsibility of the customer and Dialog Semiconductor excludes all liability in this respect.

Customer notes that nothing in this document may be construed as a license for customer to use the Dialog Semiconductor products, software and applications referred to in this document. Such license must be separately sought by customer with Dialog Semiconductor.

All use of Dialog Semiconductor products, software and applications referred to in this document are subject to Dialog Semiconductor’s Standard Terms and Conditions of Sale, available on the company website (www.dialog-semiconductor.com) unless otherwise stated.

Dialog and the Dialog logo are trademarks of Dialog Semiconductor plc or its subsidiaries. All other product or service names are the property of their respective owners.

© 2018 Dialog Semiconductor. All rights reserved.
IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING Datasheets), Design Resources (including Reference Designs), Application or other Design Advice, Web Tools, Safety Information, and other Resources “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters
TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information
For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks
Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

© 2021 Renesas Electronics Corporation. All rights reserved.