Abstract

This application note how to use the F(1) computation macrocell in the SLG46880/1. This application note comes complete with design files which can be found in the References section.
Contents

Abstract ................................................................................................................................. 1

Contents .............................................................................................................................. 2

Figures ................................................................................................................................. 2

Tables .................................................................................................................................. 2

1 Terms and Definitions ...................................................................................................... 3

2 References ......................................................................................................................... 3

3 Introduction ....................................................................................................................... 4

4 Creating a New F(1) Configuration ................................................................................. 5

5 F(1) Commands ............................................................................................................... 5

6 F(1) Example Commands ................................................................................................ 6

7 Sensor Application .......................................................................................................... 7

8 Other F(1) Applications .................................................................................................. 11

9 Conclusion ....................................................................................................................... 13

Revision History ................................................................................................................. 14

Figures

Figure 1: F(1) Block and Connections ................................................................................ 4
Figure 2: LOAD Configuration ............................................................................................ 6
Figure 3: DELAY Configuration ......................................................................................... 6
Figure 4: LOOP with DELAY Configuration ...................................................................... 7
Figure 5: Example #1 from Datasheet .............................................................................. 7
Figure 6: Example #1 Schematic, State 0 .......................................................................... 8
Figure 7: Example #1 Schematic, State 1 .......................................................................... 8
Figure 8: ASM Diagram .................................................................................................... 9
Figure 9: ASM Output Matrix ............................................................................................ 9
Figure 10: Example #1 Application Circuit .................................................................... 9
Figure 11: Room Temperature (25 °C); Potentiometer at 50 kΩ ......................................... 10
Figure 12: Over Temperature (120 °C); Potentiometer at 1.5 kΩ ....................................... 11
Figure 13: Example #2 from Datasheet ........................................................................... 11
Figure 14: Example #2 Schematic .................................................................................... 12
Figure 15: Example #3 from Datasheet ............................................................................ 12
Figure 16: Example #3 Schematic, State 0 ....................................................................... 13
Figure 17: Example #3 Schematic, State 1 ....................................................................... 13

Tables

Table 1: E(1) Commands ..................................................................................................... 5
1 Terms and Definitions

ASM  Asynchronous state machine

2 References

For related documents and software, please visit:

Download our free GreenPAK™ Designer software [1] to open the .gp files [2] and view the proposed circuit design. Use the GreenPAK development tools [3] to freeze the design into your own customized IC in a matter of minutes. Dialog Semiconductor provides a complete library of application notes [4] featuring design examples as well as explanations of features and blocks within the Dialog IC.

3 Introduction

The F(1) Computation Macrocell, also referred to as the F(1) block, is a specialized block within the SLG46880/1’s Asynchronous State Machine (ASM) which allows the designer to trigger sequences of commands upon entering a new state of the ASM.

Whenever the ASM enters a new state, the F(1) block can execute a sequence of up to 12 commands for loading and storing single-bit data in a stack up to 16 bits deep, as well as perform logical operations on bits at the top of the stack, such as AND, OR, XOR, and INV.

Once the F(1) completes its sequence, control is relinquished back to the ASM. While the F(1) block is active, there is no ASM activity (i.e. the ASM cannot change states).

The F(1) block has two digital inputs: ASM_nRESET and f1_Interrupt. An active HIGH signal on either of those inputs will immediately halt any command execution for the F(1) block, and will immediately relinquish control back to the ASM.

The user can define up to 4 different F(1) configurations, which can each hold a set of up to 12 commands. Only one configuration may be executed per ASM state. The user can also decide to not use the F(1) block for a particular state.

The F(1) block also has 4 analog inputs coming from various pins that can be muxed into the positive input for the F(1) block’s dedicated Analog Comparator.

The F(1) stack can serve as a persistent data source or data destination for commands running in the F(1) block. LOADx commands will push data down into the stack. OUTx commands will pop data off the stack, and send to the contents to one of three outputs to the Connection Matrix. The contents of this memory are not changed during state transitions, and are only changed by the commands running inside the F(1) Computation Macrocell itself.

"Figure 1: F(1) Block and Connections"
4 Creating a New F(1) Configuration

To create a new F(1) configuration, display the F(1) block on your workspace by clicking on its checkbox in the Components List. Then double-click the F(1) block to bring up its Properties panel.

Create a new F(1) configuration by clicking on the green “+” button at the top right of the Properties panel. You can rename configurations to whatever you want, but for this app note I’ll leave the default configuration names in place.

For each of your F(1) configurations, you can choose whether or not you want an interrupt to reset the stack’s memory. You can also select the initial state for each of the F(1) block’s 3 outputs. The options for the OUTx initial states are: keep, 0, 1, and none.

5 F(1) Commands

Table 1 includes all of the commands available in the F(1) block.

Table 1: E(1) Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LOAD1</td>
<td>Push one bit. Source defined by LOAD1 configuration.</td>
</tr>
<tr>
<td>LOAD2</td>
<td>Push one bit. Source defined by LOAD2 configuration.</td>
</tr>
<tr>
<td>LOAD3</td>
<td>Push one bit. Source defined by LOAD3 configuration.</td>
</tr>
<tr>
<td>LOAD4</td>
<td>Push one bit. Source defined by LOAD3 configuration.</td>
</tr>
<tr>
<td>AND</td>
<td>Pop two bits. Perform Logical AND, then Push the output.</td>
</tr>
<tr>
<td>OR</td>
<td>Pop two bits. Perform Logical OR, then Push the output.</td>
</tr>
<tr>
<td>XOR</td>
<td>Pop two bits. Perform Logical XOR, then Push the output.</td>
</tr>
<tr>
<td>INV</td>
<td>Pop one bit. Perform Logical INV, then Push the output.</td>
</tr>
<tr>
<td>PUSH0</td>
<td>Push a 0 to the top of the stack.</td>
</tr>
<tr>
<td>POP</td>
<td>Pop one bit from the top of the stack.</td>
</tr>
<tr>
<td>DELAY</td>
<td>Delay according to F(1) delay configuration. Then continue.</td>
</tr>
<tr>
<td>LOOP w/ DLY</td>
<td>If the top bit is 0, execute delay and then jump to specified command. Otherwise, continue.</td>
</tr>
<tr>
<td>OUT0</td>
<td>Output the top value to OUT0</td>
</tr>
<tr>
<td>OUT1</td>
<td>Output the top value to OUT1</td>
</tr>
<tr>
<td>OUT2</td>
<td>Output the top value to OUT2</td>
</tr>
<tr>
<td>END</td>
<td>End F(1). Return control to ASM.</td>
</tr>
</tbody>
</table>
6  F(1) Example Commands

To create a LOAD command, select LOADx from the dropdown menu in the Command Sequence section. You can choose whether you want to load a bit from the LOADx IN matrix connector or from an ACMP comparison. If you choose to load from the ACMP, you can choose both the IN+ source and the IN- reference.

When the LOAD command executes, it will PUSH the value from either the connection matrix or the ACMP into the stack.

![LOAD Configuration](image)

**Figure 2: LOAD Configuration**

To add a DELAY command, click on the “+” button next to LOAD1 and select DELAY from the next dropdown menu. Now, you can select your delay clock source and data to configure the delay length.

![DELAY Configuration](image)

**Figure 3: DELAY Configuration**

The LOOP with DELAY command essentially works as a GOTO command. It allows the designer to jump to an out-of-sequence command after a delay. First, select the command you wish to jump to in the “Delay loop to location” dropdown. Then configure the delay just as was shown in the DELAY command above.
Figure 4: LOOP with DELAY Configuration

Use the OUTx commands to output the value at the top of the stack to the matrix connections. Finally, use the END command to return control back to the ASM.

7 Sensor Application

Example #1: Sensor Application showing the command sequence for a potential use case of the F(1) Macrocell.

<table>
<thead>
<tr>
<th>f(1) Command Sequence</th>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>INV</td>
<td>Change Top Memory location from 0 → 1</td>
</tr>
<tr>
<td>2</td>
<td>OUT1</td>
<td>Output a 1 to a pin defined by OUT1 register. This can be used to turn on or bias an external sensor</td>
</tr>
<tr>
<td>3</td>
<td>DELAY</td>
<td>Wait for a time defined by DELAY register. This can be used to allow sensor to settle.</td>
</tr>
<tr>
<td>4</td>
<td>LOAD1</td>
<td>Capture the output of f(1) ACMP from an analog pin connected to the sensor as defined by the LOAD1 register.</td>
</tr>
<tr>
<td>5</td>
<td>LOAD2</td>
<td>Capture the output of a pin as defined by the LOAD2 register. This can be used to check a power good signal</td>
</tr>
<tr>
<td>6</td>
<td>AND</td>
<td>Logically AND the top two values of the 1x16 memory that were just loaded with LOAD1 and LOAD2</td>
</tr>
<tr>
<td>7</td>
<td>OUT2</td>
<td>Output the result of sensor output AND power good signal for a control decision for the ASM</td>
</tr>
<tr>
<td>8</td>
<td>END</td>
<td>ASM can now act on OUT2 signal</td>
</tr>
</tbody>
</table>

Figure 5: Example #1 from Datasheet

Example #1 of the datasheet provides an example using the F(1) block to detect the voltage of a sensor when the state changes in the ASM (Figure 5). OUT1 is connected to PIN #20 (SENSOR_ON) and OUT2 is connected to PIN #18 (OVER_TEMP). The delay on command 3 is defined as 2 μs. LOAD 1's ACMP IN+ is connected to PIN#1 (SENSOR_IN) and has a threshold of 992 mV. LOAD 2 is connected to PIN #2 (PG). See Figure 6 and Figure 7 for a view of the schematic in GreenPAK Designer. See Figure 8 and Figure 9 for a view of the ASM settings.
Figure 6: Example #1 Schematic, State 0

Figure 7: Example #1 Schematic, State 1
For a more specific use of this F(1) sequence, it can be used to flag an overtemperature condition while the state machine is transitioning to a new state and the device that the GreenPAK is sensing already has a power good condition. For this application, the SENSOR_ON output is connected to one node of an NTC thermistor. Another resistor is connected to the other node of the thermistor and to ground to make a voltage divider for the SENSOR_IN input (Figure 10).
When the thermistor senses room temperature, the voltage at SENSOR_IN is about 65 mV. This is well below the 992 mV threshold of the ACMP and the OVER_TEMP output remains low (Figure 11). As the thermistor senses a higher temperature, it will decrease in resistance and increase the voltage seen on SENSOR_IN. Once the thermistor senses a temperature above 110 °C, the voltage at SENSOR_IN will be about 1 V. This crosses the 992 mV threshold set in the ACMP and the OVER_TEMP output will go high while in State 0 if the PG input is also high (Figure 12).

At room temperature (25 °C) the thermistor was measured about 50 kΩ and according to a datasheet of a similarly rated NTC thermistor [5] it would be 1.5 kΩ at 120 °C. To test the design, a potentiometer was used to match what the thermistor’s resistance would be at these given temperatures.

Channel 1 - PIN #3 (CHECK_TEMP)
Channel 2 - PIN #19 (STATE_OUT)
Channel 3 - PIN #1 (SENSOR_ON)
Channel 4 - PIN #18 (OVER_TEMP)

Figure 11: Room Temperature (25 °C); Potentiometer at 50 kΩ
Figure 12: Over Temperature (120 °C); Potentiometer at 1.5 kΩ

8 Other F(1) Applications

Example #2: Power Good Application showing the command sequence for a potential use case of the f(1) Macrocell.

<table>
<thead>
<tr>
<th>f(1) Command Sequence</th>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>LOAD1</td>
<td>Capture the output of f(1) ACMP from an analog pin connected to power rail 1 as defined by the LOAD1 register. A “1” means that power is good on power rail 1.</td>
</tr>
<tr>
<td>2</td>
<td>LOAD2</td>
<td>Capture the output of f(1) ACMP from an analog pin connected to power rail 2 as defined by the LOAD2 register. A “1” means that power is good on power rail 2.</td>
</tr>
<tr>
<td>3</td>
<td>LOAD3</td>
<td>Capture the output of f(1) ACMP from an analog pin connected to power rail 3 as defined by the LOAD3 register. A “1” means that power is good on power rail 3.</td>
</tr>
<tr>
<td>4</td>
<td>LOAD4</td>
<td>Capture the output of f(1) ACMP from an analog pin connected to power rail 4 as defined by the LOAD4 register. A “1” means that power is good on power rail 4.</td>
</tr>
<tr>
<td>5</td>
<td>AND</td>
<td>LOAD4 result ANDs with LOAD3 result (LOAD4 &amp; LOAD3). This combines two of the Power Good signals.</td>
</tr>
<tr>
<td>6</td>
<td>AND</td>
<td>(LOAD4 &amp; LOAD3) &amp; LOAD2. This combines three of the Power Good signals.</td>
</tr>
<tr>
<td>7</td>
<td>AND</td>
<td>((LOAD4 &amp; LOAD3) &amp; LOAD2) &amp; LOAD1. This combines four of the Power Good signals.</td>
</tr>
<tr>
<td>8</td>
<td>OUT1</td>
<td>Output the Master Power Good signal to a location defined by the OUT1 register.</td>
</tr>
</tbody>
</table>

Figure 13: Example #2 from Datasheet
The rising edge deglitch will load the value from PIN #11. After 5 µs it will load the value from PIN #11 again and repeat this a second time after another 5 µs. If PIN #11 was held high for these three successive LOAD1 commands it will output to OUT1 of the F(1) block. If PIN #11 was not held high for these three successive LOAD1 commands, it will loop back to the first command (LOAD1) and restart the process.

---

**Figure 14: Example #2 Schematic**

![Example #2 Schematic](image)

**Example #3: Rising Edge Deglitch Application showing the command sequence for a potential use case of the f(1) Macrocell.**

<table>
<thead>
<tr>
<th>f(1) Command Sequence</th>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>LOAD1</td>
<td>Capture the output of a pin or any macrocell output defined by the LOAD1 register.</td>
</tr>
<tr>
<td>2</td>
<td>DELAY</td>
<td>Delay for the time defined by configuration register.</td>
</tr>
<tr>
<td>3</td>
<td>LOAD1</td>
<td>Capture the output of a pin or any macrocell output defined by the LOAD1 register.</td>
</tr>
<tr>
<td>4</td>
<td>DELAY</td>
<td>Delay for time defined by configuration register.</td>
</tr>
<tr>
<td>5</td>
<td>LOAD1</td>
<td>Capture the output of a pin or any macrocell output defined by the LOAD1 register.</td>
</tr>
<tr>
<td>6</td>
<td>AND</td>
<td>Logically AND the top two values of the 1x16 memory stack, that was loaded before. (LOAD1 &amp; LOAD1 after Delay).</td>
</tr>
<tr>
<td>7</td>
<td>AND</td>
<td>(LOAD1 &amp; LOAD1 after Delay) &amp; LOAD1 after double Delay.</td>
</tr>
<tr>
<td>8</td>
<td>LOOP WITH DELAY</td>
<td>If the calculated value is 0, then start to execute first command once again, which is defined by the configuration bits. Otherwise f(1) continues to execute next command (command 9).</td>
</tr>
<tr>
<td>9</td>
<td>OUT1</td>
<td>Output the result value, which is a high level.</td>
</tr>
<tr>
<td>10</td>
<td>END</td>
<td>ASM can act on any other signals.</td>
</tr>
</tbody>
</table>

**Figure 15: Example #3 from Datasheet**

The rising edge deglitch will load the value from PIN #11. After 5 µs it will load the value from PIN #11 again and repeat this a second time after another 5 µs. If PIN #11 was held high for these three successive LOAD1 commands it will output to OUT1 of the F(1) block. If PIN #11 was not held high for these three successive LOAD1 commands, it will loop back to the first command (LOAD1) and restart the process.
9 Conclusion

In this app note we discussed how to use the F(1) computation macrocell in the SLG46880/1. The F(1) block allows the designer to assign up to 12 commands to manipulate a 16-bit deep stack of bits. Since the F(1) block’s has up to 4 configurations, it can be reused in different ASM states for different purposes. Thanks to its multi-purpose functionality, the F(1) block enhances the flexibility of the GreenPAK platform.
## Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0</td>
<td>19-Mar-2018</td>
<td>Initial Version</td>
</tr>
</tbody>
</table>

© 2018 Dialog Semiconductor
Status Definitions

<table>
<thead>
<tr>
<th>Status</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>DRAFT</td>
<td>The content of this document is under review and subject to formal approval, which may result in modifications or additions.</td>
</tr>
<tr>
<td>APPROVED or unmarked</td>
<td>The content of this document has been approved for publication.</td>
</tr>
</tbody>
</table>

Disclaimer

Information in this document is believed to be accurate and reliable. However, Dialog Semiconductor does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information. Dialog Semiconductor furthermore takes no responsibility whatsoever for the content in this document if provided by any information source outside of Dialog Semiconductor.

Dialog Semiconductor reserves the right to change without notice the information published in this document, including without limitation the specification and the design of the related semiconductor products, software and applications.

Applications, software, and semiconductor products described in this document are for illustrative purposes only. Dialog Semiconductor makes no representation or warranty that such applications, software and semiconductor products will be suitable for the specified use without further testing or modification. Unless otherwise agreed in writing, such testing or modification is the sole responsibility of the customer and Dialog Semiconductor excludes all liability in this respect.

Customer notes that nothing in this document may be construed as a license for customer to use the Dialog Semiconductor products, software and applications referred to in this document. Such license must be separately sought by customer with Dialog Semiconductor.

All use of Dialog Semiconductor products, software and applications referred to in this document are subject to Dialog Semiconductor’s Standard Terms and Conditions of Sale, available on the company website (www.dialog-semiconductor.com) unless otherwise stated.

Dialog and the Dialog logo are trademarks of Dialog Semiconductor plc or its subsidiaries. All other product or service names are the property of their respective owners.

© 2018 Dialog Semiconductor. All rights reserved.

Contacting Dialog Semiconductor

United Kingdom (Headquarters)
Dialog Semiconductor (UK) LTD
Phone: +44 1793 757700

Germany
Dialog Semiconductor GmbH
Phone: +49 7021 805-0

The Netherlands
Dialog Semiconductor B.V.
Phone: +31 73 640 8822

Email: enquiry@diasemi.com
Web site: www.dialog-semiconductor.com

North America
Dialog Semiconductor Inc.
Phone: +1 408 845 8500

Japan
Dialog Semiconductor K. K.
Phone: +81 3 5769 5100

Taiwan
Dialog Semiconductor Taiwan
Phone: +886 281 786 222

Application Note
Revision 1.0 19-Mar-2018

© 2018 Dialog Semiconductor
IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0  Mar 2020)

Corporate Headquarters
TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information
For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks
Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

© 2021 Renesas Electronics Corporation. All rights reserved.