

Renesas RA Family

Arm® DSP Examples

Introduction

This application note describes the use of ARM® CMSIS-DSP example projects that are ported to Renesas Arm® Cortex-M33, Cortex-M85, and Cortex-M23 core-based MCUs with digital signal processing (DSP) extension and Floating Point Unit (FPU). This application note will discuss the steps to import, configure, build, and execute these DSP examples and measure their performances.

Additionally, this application note describes improved performance with Renesas RA8 MCUs using Arm[®] Cortex-M85 core with Helium™.

All information regarding Arm CMSIS-DSP can be found at the following link:

https://arm-software.github.io/CMSIS 5/DSP/html/group groupExamples.html

Required Resources

Hardware

- EK-RA8M1, Evaluation Kit for RA8M1 MCU Group (renesas.com/ra/ek-ra8m1)
- EK-RA6M4, Evaluation Kit for RA6M4 MCU Group (renesas.com/ra/ek-ra6m4)
- EK-RA2E1, Evaluation Kit for RA2E1 MCU Group (renesas.com/ra/ek-ra2e1)

Development Tools and Software

- The e² studio IDE v2024-07
- Renesas Flexible Software Package (FSP) v5.5.0
- GCC ARM Embedded Toolchain version 13.2.1.arm-13-7
- LLVM Embedded Toolchain version 18.1.3
- Segger J-Link® USB driver and RTT Viewer version 7.98b

The above software components are bundled in a downloadable platform installer available on the FSP webpage at reneas.com/ra/fsp and the Segger webpage at segger.com/j-link/rtt-viewer.

Target Devices

This application note focuses on RA6M4 MCU. However, it also applies to any Arm Cortex-M33, Arm Cortex-M85, and Cortex-M23 core-based Renesas MCUs. It includes M23 RA2 devices, M33 RA4 and RA6 devices and M85 RA8 devices.

Contents

1.	Arm® CMSIS-DSP Library in Renesas Flexible Software Package (FSPv5.5.0)	3
2.	Arm CMSIS-DSP Examples	6
2.1	Build and Run CMSIS-DSP Example	7
2.2	Project Settings	10
3.	Using Arm® Helium™ in DSP Example with RA8 MCU	11
3.1	Introduction to Arm [®] Helium™	11
3.2	Arm® Helium™ Support in Renesas FSP and LLVM Toolchain	11
3.3	Comparison between Renesas MCUs with and without Helium™ Intrinsics	11
3.4	Improve DSP Performance	13
3.4.	1 Tightly Coupled Memory (TCM)	
3.4.	2 Improve Performance Using DTCM and ITCM	14
4.	Performance Measurement	15
4.1	Enable Performance Measurement	15
4.2	Adding Supporting Code to Measure DWT Cycles	16
4.2.	1 Adding LED Function Code to Measure DSP Processing Interval	18
4.3	Printing Example Status	19
5.	Website and Support	21
Rev	rision History	22

1. Arm® CMSIS-DSP Library in Renesas Flexible Software Package (FSPv5.5.0)

The CMSIS DSP software library is a suite of common signal-processing functions used on Cortex-M and Cortex-A processor-based devices.

The library is divided into several functions, each covering a specific category.

- Basic math functions
- Fast math functions
- Complex math functions
- Filtering functions
- Matrix functions
- Transform functions
- Motor control functions
- Statistical functions
- Support functions
- Interpolation functions
- Support Vector Machine (SVM) functions
- · Bayes classifier functions
- · Distance functions

The library generally has separate functions for operating on 8-bit integers, 16-bit integers, 32-bit integers, and 32-bit floating-point values. It is ported to FSP and can be easily included in your project by using **New Stack** in the **Stacks** tab in the FSP configurator, as shown in Figure 1.




Figure 1. Adding CMSIS-DSP Library Source in FSP Configurator Using New Stack Feature




Figure 2. Adding CMSIS-DSP Source Library in FSP Configurator

Pressing Generate Project Content will generate the CMSIS-DSP library in your project.

Header and source files are created as shown in Figure 3.




Figure 3. CMSIS-DSP Library Source in Example Project

2. Arm CMSIS-DSP Examples

Original Arm CMSIS-DSP examples are ported to the e² studio/FSP environment in a single project form. This example project includes multiple CMSIS-DSP examples. Below is the list of examples supported by this example project.

- Sin Cos example
- Signal Convergence example
- Linear Interpolate example
- Graphic Audio Equalizer example
- Lowpass Filter example
- Frequency Bin example
- Dot Product example
- Convolution example
- Variance example
- Matrix example
- Class Marks example
- Bayes example
- SVM example

Details of the example project import can be found here.

Details of the above examples can be found here.




Figure 4. Example Projects are Imported to e² studio Including Multiple CMSIS-DSP Examples

Each CMSIS-DSP example is enabled using its macro definition in arm_dsp_example_config.h.




Figure 5. arm_dsp_example_config.h

2.1 Build and Run CMSIS-DSP Example

After importing the example project, enable the example project that you wish to run in arm dsp example config.h.

You can now build, download, and run the project. The following screenshots show an example of running the Lowpass Filter example.

After downloading and running the project, wait for a few seconds and hit the **Suspend** button project execution.

```
.c hal_entry.c
    .c arm_convolu...
                                       h arm_dsp_exam... ⓒ startup.c ⓒ main.c ⓒ arm_fir_exam... ⋈ ¾3
    ** in MATLAB.
    snr = arm_snr_f32(&refOutput[0], &testOutput[0], TEST_LENGTH_SAMPLES);
status = (snr < SNR_THRESHOLD_F32) ? ARM_MATH_TEST_FAILURE : ARM_MATH_SUCCESS;</pre>
    if (status != ARM_MATH_SUCCESS)

@ #if defined (SEMIHOSTING)
printf("FAILURE\n");
 ⊖#else
      while (1);
                                              /* main function does not return */
  #endif
    else
⊕ {
⊕ #if defined (SEMIHOSTING)
    printf("SUCCESS\n");
     while (1);
    }
```

Figure 6. Lowpass Filter example Ran Successfully and Stopped at "SUCCESS" while (1)

The waveforms of input and output buffers can be used to verify the result visually. Add testOutput buffer to the **Memory** tab as shown in Figure 7, then add a new **Fixed Floating Point** rendering for the same buffer.




Figure 7. testOutput Buffer of Lowpass Filter Example




Figure 8. testOutput Buffer in Floating Point format of Lowpass Filter Example

The testInput and testOutput buffers can be visually shown using plotting software such as MATLAB. You can copy floating point data from the **Floating Point Rendering** tab by selecting the memory area and using **Copy to Clipboard** to copy. You need to manually edit the data to be able to use it with plotting tools.




Figure 9. Copy testOutput Buffer to Clipboard




Figure 10. Waveform of Input Buffer of Lowpass Filter Example




Figure 11. Waveform of Output Buffer of Lowpass Filter Example

2.2 **Project Settings**

The following settings are needed to get the best performance from the Cortex-M33 core with DSP extension.

Parameter	Default	Setting	Notes
-mfloat-abi	hard	hard	MCU has hardware support
-mfpu	fpv5-sp-d16	fpv5-sp-d16	MCU supports this version
semihosting-enable	false	false	Not use semihosting
-march	Toolchain default	armv8-m.main+dsp	MCU has DSP support
Optimization	-02	-O3	Optimize most
BSP/Heap Size	0x0	0x200	Heap size
Miscellaneous	false	Use float with nano printf	GNU ARM Cross Linker

The following settings are needed to get the best performance from the Cortex-M23 core with DSP extension.

Parameter	Default	Setting	Notes
-mfloat-abi	hard	hard	MCU has hardware support
-mfpu	Toolchain default	Toolchain default	Toolchain default
semihosting-enable	false	false	Not use semihosting
-march	Toolchain default	Toolchain default	MCU has DSP support
Optimization	-O2	-O2	Optimize more
BSP/Heap Size	0x0	0x100	Heap size
Miscellaneous	false	Use float with nano printf	GNU ARM Cross Linker

The following settings are needed to get the best performance from the Cortex-M85 core with DSP extension.

Parameter	Default	Setting	Notes
-mfloat-abi	hard	hard	MCU has hardware support
-mfpu	Toolchain default	Toolchain default	Toolchain default
-march	Toolchain default	Toolchain default	MCU has DSP support
Optimization	-02	-02	Optimize more
BSP/Heap Size	0x0	0x100	Heap size

3. Using Arm® Helium™ in DSP Example with RA8 MCU

3.1 Introduction to Arm[®] Helium™

Arm® Helium™ technology is the M-profile Vector Extension (MVE) for the Arm Cortex-M processor series. It is part of the ARMv8.1-M architecture and enables developers to realize a performance uplift for DSP and ML applications. Helium™ technology provides optimized performance using Single Instruction Multiple Data (SIMD) to perform the same operation simultaneously on multiple data. You can refer to the R01AN7127EU application note on the Renesas website for more details.

3.2 Arm[®] Helium™ Support in Renesas FSP and LLVM Toolchain

LLVM Embedded Toolchain for ARM supports Helium[™] instructions with the compiler settings by default. When generating a RA8M1 project using e² studio and Flexible Software Package (FSP), CPU settings and software settings are pre-optimized for Cortex®-M85 core and the CMSIS Helium[™] support.




Figure 12. Create an EK-RA8M1 Project with LLVM Toolchain Using e² studio

3.3 Comparison between Renesas MCUs with and without Helium™ Intrinsics

This application note uses a matrix example to compare Renesas MCUs with and without Helium™ Intrinsics. All information regarding Arm MVE Intrinsics can be found at the following link:

https://arm-software.github.io/acle/mve intrinsics/mve.html

In the matrix example, the below CMSIS DSP functions are used:

- arm mat init f32()
- arm mat trans f32()
- arm mat mult f32()
- arm mat inverse f32()

The matrix example demonstrates the use of Matrix Transposition, Matrix Multiplication, and Matrix Inverse functions to apply least squares fitting to input data.

Figure 13 shows MVE Instructions are generated by the LLVM Embedded Toolchain for Arm.

```
while (blkCnt > 0U)
                                                                                                                                                                        r1, r6, #2
r2, [sp, #12]
414
                                                                                                                                         020018e6:
                                                                                                                                                            lsrs
415
                                                                                                                                          020018e8:
                                                 * load {bi,4n+0, bi,4n+1, bi,4n+2, bi,4n+3}
416
                                                                                                                                         020018ea:
                                                                                                                                                            rsb
                                                                                                                                                                        r2, r0, #4
r5, r3, #2
                                                                                                                                          020018ee:
                                                                                                                                                              tr r2, [sp, #52]
nd.w r2, r3, #3
while (i > 0U)
                                                vecInB = vldrwq_z_f32(pInB0, p0);
418 0200198a
                                                                                                                                         020018f0:
                                                                                                                                                            str
                                                                                                                                                                                               ; 0x34
                                                                                                                                         020018f2:
                                               vecMac0 = vfmaq(vecMac0, vecInB, *pInA0++);
vecMac1 = vfmaq(vecMac1, vecInB, *pInA1++);
vecMac2 = vfmaq(vecMac2, vecInB, *pInA2++);
vecMac3 = vfmaq(vecMac3, vecInB, *pInA3++);
420 02001992
                                                                                                                                           330
                                                                                                                                          020018f6:
                                                                                                                                                                        r2, [sp, #16]
                                                                                                                                                                        r0, r0, #2
r0, [sp, #36]
422 020019a4
                                                                                                                                         020018f8:
                                                                                                                                                            1515
                                                                                                                                          020018fa:
424
                                                                                                                                         020018fc:
                                                                                                                                                            h.n
                                                                                                                                                                        0x200193e <arm_mat_mult_f32+350>
2 q3, #0 ; 0x00000000
                                                                                                                                          020018fe:
                                                                                                                                                            vmov.i32
                                                pInB0 = pInB0 + numColsB;
                                                                                                                                                                       q2, q3
426
                                                                                                                                         02001902:
                                                                                                                                                            vmov
                                                 * Decrement the blockSize loop counter
                                                                                                                                         02001906:
                                                                                                                                                            vmov
                                                                                                                                                                        q1, q3
                                                                                                                                                                        q0, q3
lr, [sp, #64]
428
                                                                                                                                         0200190a ·
                                                                                                                                                            vmov
                                                blkCnt--;
                                                                                                                                         0200190e:
                                                                                                                                                            ldr.w
                                                                                                                                                                                                ; 0x40
430
                                         }
                                                                                                                                           433
                                                                                                                                                                           vstrwq_p_f32(pOut0, vecMac0, p0);
                                                                                                                                                            vpstttt
431
                                                                                                                                          02001912:
                                                                                                                                         02001912: vystttt
02001916: vstrwt.32 q3, [r9, #0]
434 vstrwq_p_f32(pOut1, vecMac1, p0);
0200191a: vstrwt.32 q2, [r12, #0]
435 vstrwq_p_f32(pOut2, vecMac2, p0);
0200191e: vstrwt.32 q1, [r8, #0]
436 vstrwq_p_f32(pOut3, vecMac3, p0);
02001922: vstrwt.32 q0, [r10, #0]
440 pInA += 4 * numColsA;
432
                                          /* Store the results (4 x colBLeft block) in the destin
                                         vstrwq_p_f32(pOut0, vecMac0, p0);
vstrwq_p_f32(pOut1, vecMac1, p0);
433 02001912
434 0200191a
435 0200191e
                                          vstrwq_p_f32(pOut2, vecMac2, p0);
436 02001922
                                         vstrwq_p_f32(pOut3, vecMac3, p0);
438
                                   /* move to next rows */
pInA += 4 * numColsA;
pOut += 4 * numColsB;
439
440 02001926
                                                                                                                                         02001926:
                                                                                                                                                            1dr
                                                                                                                                                                        r0, [sp, #68]
441 02001934
                                                                                                                                         02001928:
                                                                                                                                                            ldr
                                                                                                                                                                        r1, [sp, #12]
r4, [sp, #24]
442 02001932
                                                                                                                                          0200192a:
                                                                                                                                                            ldr
                             }
443
                                                                                                                                         0200192c:
                                                                                                                                                            add.w
                                                                                                                                                                        r0, r0, r1, lsl #2
111
                                                                                                                                          02001930:
                                                                                                                                                                        r1, [sp, #20]
445
                                                                                                                                           442
```

Figure 13. arm_mat_mult_f32 Function with Helium™ Code on EK-RA8M1 Board

Figure 14 shows a typical disassembly code without Helium™ Code.

```
while (colCnt > 0U)
                                                                                                                                                   934
00001628:
0000162c:
00001630:
                                  /* c(m,p) = a(m,1) * b(1,p) + a(m,2) * b(2,p) + .... + a(m,n) * b(n,p) */
                                  /* Perform the multiply-accumulates */
sum += *pIn1++ * *pIn2;
pIn2 += numColsB;
                                                                                                                                                                   00001634:
981 000015d2
                                                                                                                                                    976
                                                                                                                                                   00001638:
                                                                                                                                                     981
                                      Decrement loop counter */
                                                                                                                                                   colCnt--;
                               /* Store result in destination buffer */
*px++ = Sum;
                                                                                                                                                                 vstmia r8!, (s14)

while (col > 0U);

cmp r8, r12

add.w r9, r9, #4

bne.n 0x1620 <arm_mat_mult
} while (row > 0U);

subs r5, #1

pInA = pInA + numColsA;

add lr, r6
} while (row > 0U);

add r12, r0

bne.n area.
     000015e6
                                                                                                                                                     997
                                   Decrement column loop counter */
                                                                                                                                                   00001646:
                                                                                                                                                   00001648:
                                                                                                                                                    0000164c:
                                                                                                                                                                                               nat_mult_f32+128>
994
995 000015ea
                               /* Update pointer pIn2 to point to starting address of next column */ pIn2 = pInB + (numColsB - col);
                                                                                                                                                   1006
0000164e:
1001
00001650:
                             } while (col > 0U);
                                                                                                                                                   1006
                                Update pointer pInA to point to starting address of next row */
                                                                                                                                                   00001652:
                             i = i + numColsB;
pInA = pInA + numColsA;
                                                                                                                                                                   bne.n 0x161a <arm_mat_mult_f32+122>
                                                                                                                                                   00001654:
1001 000015f2
                                                                                                                                                    1014
                                                                                                                                                                   movs r0, #0
Idmia.w sp!, {r4, r5, r6, r7, r8, r9, pc}
sum = 0.0f;
vldr s14, [pc, #16] ; 0x1670 <arm_mat_mult_f32+208>
    "px++ = sum;
vstmia r8!, {s14}
} while (col > 0U);
                                                                                                                                                    00001656
                              /* Decrement row loop counter */
1006 000015f6
1007
                          } while (row > 0U);
                                                                                                                                                   00001660:
                           /* Set status as ARM MATH SUCCESS */
                           status = ARM MATH SUCCESS
```

Figure 14. arm_mat_mult_f32 Function without Helium™ Code on EK-RA6M4 Board

The performances between using Helium™ and not using Helium™ are shown in **Figure** 15.

DSP Example	Board	DWT Cycle	Performance Increase (vs w/o Helium) %
Graphic Equalizer	EK-RA6M4	390600	
Example	EK-RA8M1	216124	80.73
Variance Example	EK-RA6M4	3224	
Vanance Example	EK-RA8M1	2726	18.27

Figure 15. Performance Data between Helium[™] and without Helium[™]

Helium™ Technology excels at parallel processing, performing the same operation simultaneously on multiple data, which is in line with the Graphic Equalizer Example, which is why it offers superior performance compared to the Variance Example. Therefore, to improve the performance of the Variance Example and other DSP Examples, you can refer to section 3.4.

3.4 **Improve DSP Performance**

You can utilize Tightly Coupled Memory (TCM) and Cache together with Helium™ to achieve higher performance. Critical routines and data can be placed in TCM areas to ensure faster access. TCM does not use caches.

3.4.1 Tightly Coupled Memory (TCM)

The RA8 family has 128 KB TCM memory that consists of 64 KB ITCM (Instruction TCM) and 64 KB DTCM (Data TCM). Note that accessing TCM is not available in CPU Deep Sleep Mode, Software Standby Mode, and Deep Software Standby Mode. Refer to the MCU User Manual for TCM memory address areas.

Figure 16 shows ITCM and DTCM in the Local CPU Subsystem.




Figure 16. ITCM and DTCM in Local CPU Subsystem

FSP initializes both ITCM and DTCM areas by default. The linker script has defined sections for ITCM and DTCM areas, making it easy to utilize in user applications. Refer to project <code>arm_fir_example</code> for more details.

3.4.2 Improve Performance Using DTCM and ITCM

You can place data in the DTCM section (.dtcm_data) in an FSP-based project using the __attribute_ directive, as shown in **Figure** 17.

Figure 17. Placing Variables and Data in the DTCM Section

The above data placement can be confirmed using the memory map (*.map) file generated by the compiler, as shown in **Figure** 18

```
20000000
          2002bd0
                        80
                              16 .dtcm data
                                         __tz_DTCM_S = ABSOLUTE ( __DTCM_START )
20000000
          2002bd0
                         0
                               1
                         0
                                           dtcm data start = .
20000000
          2002bd0
                               1
                        80
                                          ./src/arm_fir_example/arm_fir_example_f32.o:(.dtcm_data)
20000000
          2002bd0
                               4
20000000
         2002bd0
                        80
                               1
                                                 firCoeffs32
20000080
         2002c50
                         0
                               1
                                          . = ALIGN (8)
20000080
         2002c50
                         0
                                           dtcm_data_end = .
20000080 2002c50
                         0
                               1 . =
                                       dtcm_data_end
```

Figure 18. Example of Variables and Data Placed in DTCM Area in Memory Map

You can also place program instructions in the ITCM section (.itcm_data) using the __attribute__ directive. Figure 19 shows an example of a modification to place the function

\ra\arm\CMSIS-DSP\Include\dsp\filtering functions.h\arm fir init f32 in the ITCM area.

```
/**
 * @brief Initialization function for the floating-point FIR filter.
 * @param[in,out] S
                              points to an instance of the floating-point FIR filter structure.
 * @param[in]
                              Number of filter coefficients in the filter.
                  numTaps
                  pCoeffs
 * @param[in]
                              points to the filter coefficients.
 * @param[in]
                  pState
                              points to the state buffer.
 * @param[in]
                  blockSize number of samples that are processed at a time.
void __attribute__((section(".itcm_data"))) arm_fir_init_f32 (
      arm_fir_instance_f32 * S,
      uint16_t numTaps,
const float32_t * pCoeffs,
     float32_t * pState,
      uint32_t blockSize);
```

Figure 19. Placing a Function in the ITCM Section

You can confirm code placement using the memory map (*.map) file generated by the compiler, as shown in **Figure** 20

```
20021a0
                  30
                        16 .itcm_data
                                   __tz_ITCM_S = ABSOLUTE ( __ITCM_START )
   20021a0
a
                   a
                         1
0
   20021a0
                   0
                                     _itcm_data_start = .
   20021a0
                                   BYTE ( 0xFF )
0
                   1
                         1
2
   20021a2
                  22
                         2
                                   ./ra/arm/CMSIS-DSP/Source/FilteringFunctions/arm_fir_init_f32.o:(.itcm_data)
    20021a2
                   0
                         1
                                           arm_fir_init_f32
3
   20021a3
                  22
                         1
24
   20021c4
                         4
                                   <internal>:(.text.thunk)
2e
    20021ce
                   2
                         1
                                    . = ALIGN (8)
   20021d0
30
                   0
                                     _itcm_data_end =
                         1
```

Figure 20. Example of DSP Function in ITCM Area in Memory Map

4. Performance Measurement

4.1 Enable Performance Measurement

The DSP_INSTRUCTION_BENCH macro in arm_dsp_example_config.h is used to enable example code to measure the performance of the arm_fir_f32 function in the arm_fir_example_f32 example. Set DSP_INSTRUCTION_BENCH to 1U to enable this performance measurement. Set it to 0U to disable the measurement. Refer to section 4.2 for more details.




Figure 21. Enable Performance Measurement in arm_dsp_example_config.h

Adding Supporting Code to Measure DWT Cycles

Store the DWT counter (DWT->CYCCNT) before and after calling the DSP function.

```
DSP_INSTRUCTION_BENCH
                           //Performance Benchmark
 uint32 t ts 0
                    = 0;
                    = 0;
 uint32_t ts_1
 uint32_t dwt_cycle = 0;
 ts 0 = DWT->CYCCNT;
 R_LED_LED4150N();
#endif
  ** Call the FIR process function for every blockSize samples
 for(i=0; i < numBlocks; i++)</pre>
   arm\_fir\_f32(\&S, inputF32 + (i * blockSize), outputF32 + (i * blockSize); \\
    DSP_INSTRUCTION_BENCH //Performance Benchmark
 ts_1 = DWT->CYCCNT;
 R_LED_LED4150FF();
#endif
```

Figure 22. Store DWT Before and After Calling DSP Functions

The execution time of a specific DSP function call can be calculated based on DWT cycles and MCU system clock frequency using the following formula.

Time = DWT cycle x (1/System Clock)

```
#if DSP INSTRUCTION BENCH //Performance Benchmark
       * Calculate DW cycles *
     dwt_cycle = ts_1 > ts_0? ts_1 - ts_0 : ~(ts_0 - ts_1);
     APP_PRINT("DWT Clock Cycle: %d\n", dwt_cycle);
     /* Calculate Execution Time */
     char output exec time[16];
     memset(output_exec_time, 0, sizeof(output_exec_time));
     uint32_t system_clock_kHz = R_FSP_SystemClockHzGet(FSP_PRIV_CLOCK_ICLK) / 1000;
     float32_t exec_time = ((float32_t)dwt_cycle * ((float32_t)1 / (float32_t)system_clock_kHz));
     int res = snprintf(output_exec_time, 16, "%f", exec_time);
     if (res > 0)
         APP_PRINT("Execution Time: %s (ms)\n", output_exec_time);
   endif
     while (1);
                                             /* main function does not return */
 #endif
   }
 }
```

Figure 23. Calculate Execution Time on EK-RA6M4

```
#if DSP INSTRUCTION BENCH //Performance Benchmark
       Calculate DW cycles
     dwt_cycle = ts_1 > ts_0? ts_1 - ts_0 : ~(ts_0 - ts_1);
     APP_PRINT("DWT Clock Cycle: %d\n", dwt_cycle);
      /* Calculate Execution Time */
      char output_exec_time[16];
     memset(output_exec_time, 0, sizeof(output_exec_time));
     uint32_t system_clock_kHz = R_FSP_SystemClockHzGet(FSP_PRIV_CLOCK_CPUCLK) / 1000;
     float32_t exec_time = ((float32_t)dwt_cycle * ((float32_t)1 / (float32_t)system_clock_kHz));
     int res = snprintf(output exec time, 16, "%f", exec time);
     if (res > 0)
         APP_PRINT("Execution Time: %s (ms)\n", output_exec_time);
  #endif
                                             /* main function does not return */
     while (1);
 #endif
   }
 }
```

Figure 24. Calculate Execution Time on EK-RA8M1

The Execution Time results are shown in Figure 23 and Figure 24 are similar to the result in Figure 27.

Note:

- DWT cycles are the count of MCU execution cycles.
- For the EK-RA6M4, the system clock is ICLK, set to 200MHz in this application project.
- For the EK-RA8M1, the system clock is CPUCLK, set to 480MHz in this application project.

```
#if DSP_INSTRUCTION_BENCH //Performance Benchmark
    /* Calculate DW cycles */
    dwt_cycle = ts_1 > ts_0? ts_1 - ts_0 : ~(ts_0 - ts_1);
    APP_PRINT("DWT Clock Cycle: %d\n", dwt_cycle);
#endif
```

Figure 25. Calculate DWT Cycle

Note: For the EK-RA2E1(Arm Cortex-M23) does not support DWT capabilities.

4.2.1 Adding LED Function Code to Measure DSP Processing Interval

The LED1 on the RA EK kits can be probed to measure the time taken to complete the signal processing operations. The LED1 is turned on before starting DSP operations and turned off after. This simple analysis technique is useful when a DWT timer is not available with the CPU or preferred for measurement. Refer to arm fir example f32.c for an example of this implementation, as shown in Figure 26.

```
─#if DSP_INSTRUCTION_BENCH //Performance Benchmark
   uint32_t ts_0
                    = 0;
   uint32_t ts_1
                     = 0;
   uint32_t dwt_cycle = 0;
   ts 0 = DWT->CYCCNT;
  R LED LED415ON();
 #endif
   /* ----
   ** Call the FIR process function for every blockSize samples
  for(i=0; i < numBlocks; i++)</pre>
     arm_fir_f32(&S, inputF32 + (i * blockSize), outputF32 + (i * blockSize);
─ #if DSP_INSTRUCTION_BENCH //Performance Benchmark
   ts 1 = DWT->CYCCNT;
  R LED LED4150FF();
 #endif
```

Figure 26. Setting Points of LED Light Start and End for Timing Measurement

Using a digital oscilloscope and probing the anode of the LED1 of EK-RA2E1 or EK-RA6M4 or EK-RA8M1 trigger the signal "High to Low".



Figure 27. Timing measurement of EK-RA6M4, EK-RA2E1 and EK-RA8M1

4.3 **Printing Example Status**

Example status and DWT cycle will be sent to SEGGER J-Link RTT Viewer. You can connect to SEGGER RTT Viewer using the following steps.

Launch SEGGER RTT Viewer V7.98b or greater from Windows Start Menu.



Figure 28. Launch J-Link RTT Viewer

Note: For communication between J-Link RTT Viewer and CM33 MCUs such as EK-RA6M4, users need to select the Address option of RTT Control Block and enter the memories address shown in Figure 29. This address can be obtained from "ra_arm_dsp_example_ra6m4" under Debug > ra_arm_dsp_example_ra6m4.map. You search for "_SEGGER_RTT". Every single arm_dsp_example will generate a new control block memory address.




Figure 29. J-Link RTT Viewer Control Block Address

Configure the SEGGER RTT Viewer.




Figure 30. RTT Viewer Settings for EK-RA6M4, EK-RA2E1 and EK-RA8M1

A typical example status output is shown below.




Figure 31. J-Link RTT Viewer Output

5. Website and Support

Visit the following URLs to learn about key elements of the RA family, download components and related documentation, and get support:

RA Product Information renesas.com/ra
RA Product Support Forum
RA Flexible Software Package
Renesas Support renesas.com/support

Revision History

Description		ion	
Rev.	Date	Page	Summary
1.00	May.17.21	_	First release document
1.10	March.21.23	<u> </u>	Added support and configuration for RA2 series MCU(s).
		_	Updated RA6M4 source code project and properties
			configuration
1.20	Feb.23.24	_	Update to FSP v5.0.0
1.30	Sep.05.24	_	Update to FSP v5.5.0
			Added support and configuration for RA8 series MCU(s)
			Updated source code project and properties configuration

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

- 1. Precaution against Electrostatic Discharge (ESD)
 - A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.
- 2. Processing at power-on
 - The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.
- 3. Input of signal during power-off state
 - Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.
- 4. Handling of unused pins
 - Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.
- 5. Clock signals
 - After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.
- 6. Voltage application waveform at input pin
 - Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).
- 7. Prohibition of access to reserved addresses
 - Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.
- 8. Differences between products
 - Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY. OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan

www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/.

(Rev.5.0-1 October 2020)