**Introduction**

Many articles and papers have been published recently promoting the performance and benefits of the Phase-Shift, Full-Bridge Topology and rightly so. This topology productively utilizes the same elements that have been plaguing power supply designers for decades, those infamous parasitic components. The topology enables designers to advantageously employ transformer leakage inductance, MOSFET output capacitance and the MOSFET body diode, enabling designers to easily move their designs upwards in frequency. The topology offers additional advantages like zero-voltage-switching at a constant switching frequency, which substantially reduces switching losses. This can be significant enough to eliminate heatsinking of power MOSFETs and/or enabling the use of less expensive power devices. Reduced EMI and RFI are additional benefits, since the voltage and current switching waveforms are much “cleaner” and waveform edges switch softly compared to conventional pulse width modulation (PWM) techniques. The ability to move upwards in frequency will ultimately reduce the overall size and lower the cost of the supply. One megahertz operation and beyond is possible with this topology. This is truly a major advancement in topological architecture. The requirements for this design are a full bridge configuration, an additional inductor to aid resonant operation and output structure consisting of a dual diode rectifier and an LC filter. Special thermal substrates may not be required. As a result, cost savings can be realized by utilizing inexpensive FR4 printed circuit board material in place of elaborate thermal designs. What’s more, EMI/RFI filtering requirements and heatsinking are less rigorous further reducing costs. Therefore, focusing on the overall system cost, it can be demonstrated that employing this topology does have merit.

Presently, there are limited phase-shift controllers on the market, and those that are available are still expensive. Having faced this problem, an investigation of designing a discrete solution was performed. What was discovered proved not conceptually complex. Figure 2 shows the full bridge with accompanying control waveforms. What makes this all possible is the Intersil HIP4081A MOSFET driver. The HIP4081A is capable of independently driving four MOSFETs directly, eliminating the need for traditional drive transformers. The HIP4081A also allows additional drive and control capabilities unavailable with conventional gate drive transformers. This includes the ability to vary the turn-on delays of both upper and lower MOSFET switches. This is an essential feature for realizing zero voltage switching (ZVS). The net result is flexibility and capacity to derive the control logic drive signals necessary for phase-shift ZVS switching. The voltage rating of the HIP4081A is 80V, which is ideal for telecom DC to DC converters. With the added overvoltage protection circuit which turns on the lower MOSFETs and turns off the upper MOSFETS, further protection is supplied to the system. The block diagram of the full-bridge phase-shift power supply described in this application note is shown in Figure 1. The circuit discussed here has an output power capability of 50W, but operation can be scaled upwards to the 500W range with the appropriate power component changes.

**HIP4081A Features**

The HIP4081A is a member of the HIP408X family of high frequency H-Bridge driver ICs. The HIP4081A H-Bridge driver has the ability to operate from 8 to 80VDC for driving N-channel MOSFET H-Bridges. The HIP4081A is packaged in both 20 Lead DIP and 20 Lead SOIC, provide peak gate current drive of 2.5A and can switch up to 1MHz. A combination of bootstrap and charge-pumping techniques is used to power the circuitry which drives the upper halves of the H-Bridge. The bootstrap technique supplies high instantaneous current needed for turning on the power devices, while the charge pump provides enough current to “maintain” bias voltage on the upper driver sections and MOSFETs. Since voltages on the upper bias supply pin “float” along with the source terminals of the upper power switches, the design of this family provides voltage capability for the upper bias supply terminals of 95VDC. Two resistors tied to pins HDEL and LDEL can provide precise delay matching of upper and lower propagation delays. The programmable delay range for this device is 10ns to 100ns. This variable delay capability is imperative for zero voltage switching and will be described shortly.

**Phase-Shift Control Overview**

Due to the number of well written papers on the theory and concepts of phase-shift ZVS conversion, we will limit the discussion to the implementation of the technology. Several papers are listed in the reference section that address phase-shift ZVS conversion topics further.

The full bridge drive control logic required for this topology is not conceptually complex. Figure 2 shows the full bridge with associated parasitic components essential for ZVS operation. Figure 3 shows the waveforms associated with the circuit of Figure 2. During phase-shift ZVS operation there are five states or intervals of time, that take place per half cycle of operation. These states will be briefly discussed and only one half cycle of the bridge will be described due to the circuits symmetric operation. Refer to Figure 3 during the following descriptions and time interval identifications.

**Slew Interval (t0-t2)**

The slew interval is the time it takes for the primary current to reverse directions. This time is established by the level of input voltage across the primary, load current and the total inductance in the primary path, referred to as the resonant inductance. This inductance includes the leakage inductance of the transformer and any additional inductance in the primary path. Additional inductance may be required to store enough energy to displace the capacitive charge on $C_{oss}$ and to provide realistic transition delay times. The term reso-
nant inductance will refer to the combination of transformer leakage inductance and any additional inductance in the primary path.

**Power Delivery Interval (t2-t4)**

The gate drive signals and timing diagram associated with the full bridge are shown in Figure 4. The power delivery interval of the phase shift topology is similar to the traditional full bridge converter, in that two diagonal switches are on (A&D or B&C). This applies the full input voltage across the primary and results in power transfer to the load. The amount of time these switches are on is directly proportional to the phase shift between the two sets of waveforms AB and CD. The phase between these sets of waveforms will change as required, to regulate the output voltage. A 100% phase shift will result in 100% duty cycle. Conversely, a 0% phase shift will result in 0% duty cycle.
Freewheel Interval (t4-t5)

Notice the following from Figure 3. There is a time when A&C switches will conduct simultaneously and B&D switches will conduct simultaneously. This state is called the “freewheel” interval. This is how the phase-shift controller can perform control without changing the frequency, unlike other quasi-resonant topologies. As the load requirements change, the freewheel time changes accordingly. The freewheel time increases with light loads and decreases with heavy loads. In other words, the freewheel time is a way for the controller to idle until the next appropriate state comes along. During the freewheel time, reflected load current is circulated through the FET switches A&C or B&D and the voltage across the primary is zero. Figure 3 shows the droop in primary current during this time. This is caused by conduction losses in the circulation path and output inductor ripple current.

Transition Intervals (ZVS Delay)

Left Leg Transition Interval (t0- t1)

The method for ZVS involves the displacement of charge in the drain-to-source capacitances of the MOSFETs and occurs differently for the two legs of the bridge. The left leg (A&B) transition interval begins after the freewheel state to initiate the power delivery interval. This is the time required to displace the charge on the output capacitance of the A&B leg. For the left leg, the source of energy that displaces this charge is stored in the transformer’s leakage inductance plus any additional inductance in the primary path (the total being the resonant inductance). The displacement of this charge forces the voltage across MOSFET A to zero (MOSFET B ZVS occurs during the cycles second half), enabling zero voltage switching to take place. Here the MOSFETs output capacitances form a resonant circuit with the resonant inductance. The charge is displaced in a time equal to one-fourth the resonant period. As a result, the left leg transition time is given by:

\[ t_{LL} = \frac{\pi}{2} \sqrt{\frac{L_{R} C_{R}}{}} \]  

(EQ. 1)

\[ t_{LL} = \text{Transition time for the left leg interval} \]

\[ L_{R} = \text{Transformer leakage inductance + additional inductance} \]

\[ C_{R} = \text{Resonant capacitance} \]

The resonant capacitance is given by:

\[ C_{R} = \frac{4}{3} \times C_{OSS} + C_{XFMR} \]  

(EQ. 2)

\[ C_{OSS} = \text{MOSFET output capacitance} \]

\[ C_{XFMR} = \text{Transformer capacitance} \]

The MOSFET output capacitance C_{OSS} is multiplied by 4/3 to approximate the average capacitance value during a varying drain-to-source voltage. The derivation of this equation is listed in appendix A.

Right Leg Transition Interval(t3- t4)

The second ZVS delay is called the right leg (C&D) transition time which terminates the power delivery interval. This is the time required to displace the charge on the output capacitance of the C&D leg. The converters output inductor current is reflected to the primary and therefore is the source of energy which will displace this charge. The displacement of this charge forces the voltage across MOSFET C to zero (MOSFET D ZVS occurs during the cycles second half), enabling zero voltage switching to take place. In this case however, the mechanism for displacement of charge is not resonant, but linear since this transition is modelled by a current source of reflected output current driving the output capacitance. The time is given by:

\[ t_{RL} = \frac{C_{R} \times V_{IN}}{I_{P}} \]  

(EQ. 3)

\[ V_{IN} = \text{Voltage applied to full bridge} \]

\[ I_{P} = \text{Peak primary current} \]

\[ C_{R} = \text{Resonant capacitance} \]

\[ t_{RL} = \text{Transition time for the right leg interval} \]

Both energy sources required to displace the charge on the drain-to-source capacitances of the MOSFETs are load dependant. This makes it difficult to maintain zero-voltage-switching at light loads. However, this fact does not pose a serious problem as described later in the section titled ZVS Design Considerations.

Phase-Shift Drive Derivation

Deriving the phase-shift drive control logic from a standard off-the-shelf PWM controller is straightforward. The controller chosen is the Unitrode UC3823A. This was chosen for its high speed operation and low start-up current. However, any low-cost, high-speed controller could be used. Figure 5 shows the logic circuit used to derive the phase-shift control logic. The timing diagram for this circuit is shown in Figure 6. Notice that the clock output from the UC3823A is shown only for reference purposes. The clock signal is not used in the circuit, however, many of the following equations will include the clock period t_{CLK} in their composition. The clock period t_{CLK} is 2μs.

The PWM output from the controller clocks the flip-flop which outputs waveforms at its Q and Q̅ outputs, which become a&b. At the same time the PWM logic signal is exclusive ORed with the Q and Q̅ outputs of the flip-flop. This generates the c&d waveforms as shown in the timing diagram. Normally “slivers” are developed on the c&d waveforms. They come about from the time delay caused by the PWM clock signal propagation time through the flip-flop. Using advanced CMOS logic the maximum sliver width will be approximately 15ns. While it is possible to generate sliverless waveforms with additional circuitry, this does not present a problem since small capacitors filter the slivers as shown in Figure 5. The Q and Q̅ signals are passed through an XOR gate which is configured as a non-inverting buffer and become a&b. This is to match the timing of the a&b drive outputs with the c&d drive outputs. These signals are then input into the HIP4081A which in turn drives the MOSFET H-Bridge. The A&B drive signals drive the Left-Leg of the bridge while the C&D drive signals drive the Right-Leg of the bridge.
controlled independently. This causes a requirement that both delay times be identical. Typically the left leg delay is slightly longer than the right leg delay. In this case the HDEL and LDEL are set to the longer of the two. This concept will be explained further in the section titled ZVS Design Considerations.

FIGURE 5.

The flip-flop and XOR gates receive their power from the controllers \( V_{\text{REF}} \) terminal of the UC3823A, which outputs +5V. The power requirements for the logic devices are well within the reference output current capabilities. However, the reference should be properly by-passed.

The ZVS timing delays are determined by Equation 1 and Equation 3. Once the requirements are known the HIP4081A turn on delay times can be set accordingly by the resistor values on the HDEL and LDEL pins. Normally, the left leg and right leg would like to be controlled independently. With the HIP4081A the upper and lower device delay times are

FIGURE 6. PHASE SHIFT TIMING DIAGRAM
The Design Process

Now that the proper control signals for the phase-shift topology have been realized its time to begin working through the design of the power supply of Figures 7A and 7B.

To begin, the overall power supply requirements have been defined by:

- Input Voltage = -36V to -72V
- Output Voltage = +5V
- Output Current = 10A
- Switching Frequency = 500kHz

Power Semiconductor Selection

One of the overall goals of this supply is to maintain the lowest profile and size possible. This is important to module manufacturers, as well as board level OEMs. We selected a form factor close to the standard 3” x 3”, along with a minimum profile. The voltage and current requirements along with size constraints has lead to the choice of four Intersil IRFR120s for the full-bridge switches. They have a $R_{DS(ON)}$ of 0.27Ω, a breakdown voltage of 100V and are available in the surface mount TO-261(D-PAK)™ package. The output rectifier diode chosen is the Motorola MB82535CTL available in a (D²-PAK)™. This rectifier was chosen because of its very low forward voltage drop, slightly over 0.3V at 10A. This is a important consideration since most of the power loss is in the output rectifier.

Transformer Design

Maintaining the form factor requirements mentioned earlier has lead to the choice of an EPC-19 ferrite core from TDK. In this application the transformer size is limited by core loss. The transformer will be designed for a temperature rise of 50°C. That coupled with a maximum ambient temperature of 50°C, the transformer can reach a maximum temperature of 100°C. PC40 material was chosen since it has a cure temperature in excess of 215°C, and low core loss at the switching frequency. Design curves given with the core material (TDK catalog #BAE-030D) show temperature rise for a given core loss. The design curves indicate that the core temperature will rise 50°C with the core dissipating 800mW. This value is for core loss only and excludes any copper losses. If the core losses and copper losses were equally distributed in the transformer the core loss will be 400mW. Therefore, we can determine the maximum core loss limitation for this design:

$$P_{CLOS} = \frac{P_{CORE}}{V_e} \quad \text{(EQ. 4)}$$

$$P_{CLOS} = \frac{400\, \text{mW}}{1.047\, \text{cm}^3} = 382\, \text{mW/cm}^3$$

Using the curves once again for the PC40 material, the core loss vs flux density curves indicate that the peak flux density for a core loss of 382 mW/cm$^3$ is approximately 1200 gauss. The switching frequency is 500kHz but with the full-bridge topology the core flux swings at half the switching frequency. Therefore the transformer switching frequency will be 250kHz while operating in the first and third quadrants of its hysteresis curve. The remaining transformer design procedure is now straight forward.

From Faraday’s Law:

$$N_p = \frac{E \times \Delta t \times 10^8}{A_e \times \Delta B} \quad \text{(EQ. 5)}$$

Where $E =$ voltage across the transformer windings (Volts)

$N_p =$ number of primary turns

$A_e =$ Iron area of the core (cm$^2$)

$\Delta B =$ Core flux density (Gauss)

$\Delta t =$ time in which the flux is changed

For an EPC-19 transformer operating at 250kHz, a 25°C rise will occur operating with a peak flux density of 1200G. If we let the maximum primary duty cycle reach 80% the maximum on time will be 0.8t, then the maximum flux density change within the time span of 0.8t/2 will be $\Delta B = 2400$G. The voltage across the transformer has been reduced by 2V due to an anticipated voltage drop caused by the two MOSFET switches $r_{DS(ON)}$. The minimum primary turns from Equation 5 is:

$$N_p = \frac{36 - 2 \times (0.8 \times 4 \times 10^{-6}) \times 10^8}{0.227 \times 2400} \geq 10 \text{Turns}$$

Now in the most ideal case:

$$V_D = V_{IN} \times \frac{N_S}{N_p} \times D$$

For the non-ideal case:

$$V_D = (V_{IN} - V_{MOSDROP}) \times \frac{N_S}{N_p} \times V_{RECT} \times D$$

Rearranging and solving for the secondary turns ratio:

$$N_S = \left(\frac{V_D}{V_{IN} - V_{MOSDROP}}\right) \times N_p \quad \text{(EQ. 6)}$$

$$N_S = \left(\frac{5}{36/2} + 0.3\right) \times 10 \geq 2 \text{Turns}$$

The transformer turns ratio has been designed to yield a given flux density excursion, thereby maintaining the limits of temperature range. Next, the wire size must be determined and the copper losses must not exceed 400mW to limit the rise in core temperature to 50°C. For the primary windings a current density of 500 circular mils per RMS ampere was used. For the secondary a current density of approximately 200 circular mils per RMS ampere was used because of the higher current and the fact that there are only two windings per side required for the secondary. Using these current densities, wire size requirements become 20AWG for the primary and 19AWG for the secondary. For the secondary, eight strands of 28AWG magnet wire will be used, yielding an equivalent circular mil area of 19AWG. With wire selected, the copper loss including skin effects and increased wire resistance at 100°C, approach 300mW. Therefore we can expect a maximum temperature rise of slightly less than 50°C. The transformer was wound by interleaving the secondary halves between the primary. The first half of the secondary will be wound first and the primary
will be wound next. The remaining secondary half will be wound and finally, the auxiliary will be wound.

**ZVS Design Considerations**

Now that the transformer has been designed it is a good time to determine the ZVS transition times. This will allow the turn on delays to be set properly for zero-voltage-switching to take place. However, choosing the left leg transition time requires much thought because this time is a function of many variables. Therefore, before going any further some concepts need to be clarified and an equation will be derived that will allow this value to be chosen quickly and correctly.

In Figure 8, primary bridge voltage, primary current and secondary voltage waveforms are shown. Notice that the primary and secondary duty cycles are different. From these waveforms the following relationship can be determined:

\[ \Delta D = D - D_e \]  \hspace{1cm} (EQ. 7)

\( \Delta D = \) Loss of duty cycle on the secondary side.

\( D = \) Primary voltage duty cycle.

\( D_e = \) Secondary voltage duty cycle or effective duty cycle.

The loss of duty cycle on the secondary side is a key concept. This loss is caused by the time it takes to change the direction of the primary current \((t_2-t_1)\). Therefore it is imperative that the resonant inductance value not be excessive. Otherwise, this might require a larger turns ratio, since the primary duty cycle could reach its maximum value while the secondary duty cycle is incapable of sustaining the appropriate output voltage. This concept could be a stumbling block for the unsuspecting. This leads to the importance of deriving an equation for \( L_R \) in terms of this loss of duty cycle \( \Delta D \) which enables \( L_R \) to be bounded properly. This in turn, will lead to the correct value chosen for the left leg transition \( t_{LL} \).

Deriving an equation for \( \Delta D \):

Let \((t_2-t_1)\) equal the time it takes for the primary current to slew. Since we know the slope of the sluing primary current, the following equation can be determined from Figure 8.

\[ t_{2-11} = \frac{N_S}{N_P} \frac{i_{LOAD}}{V_i} \]

Rearranging:

\[ t_{2-11} = \frac{N_S L_R i_{LOAD}}{N_P V_i} \]

From Figure 8:

\[ \Delta D \times t_{CLK} = t_2 - t_1 \]

Performing the substitution and multiplying by two since there are two such transitions per period, the loss of duty cycle on the secondary is then equal to:

\[ \Delta D = \frac{2 \times N_S L_R i_{LOAD}}{t_{CLK} N_P V_i} \]

Solving for \( L_R \):

\[ L_R = \frac{\Delta D \times t_{CLK} \times V_i \times N_P}{2 \times i_{LOAD} \times N_S} \]  \hspace{1cm} (EQ. 8)

We now have an expression for the total resonant inductance in terms of loss of duty cycle so that its value can be easily determined. From the beginning of the design the maximum secondary duty cycle has been chosen to be 80\%. Using this value and selecting a duty cycle loss of 15\%, will yield a maximum primary duty cycle of 95\%. The leakage inductance of the transformer is approximately 500\( \mu \)H and the total resonant inductance calculation becomes:

\[ L_R = \frac{0.15 \times 2 \times 10^{-6} \times (36 - 2) \times 10}{2 \times 10 \times 2} = 2.55 \mu H \]

\[ L_{INDUCTOR} = 2.05 \mu H - 0.5 \mu H = 2.05 \mu H \]

Before determining the left leg transition time the resonant capacitance must be calculated. The IRFR120 MOSFET switches have a \( C_{OSS} \) capacitance equal to 130pF and the transformer primary capacitance is approximately equal to 10pF. Using Equation 2 the resonant capacitance is calculated:
The left leg transition is then calculated using Equation 1:

\[
t_{LL} = \frac{\pi}{2} \times \sqrt{\frac{\Delta D \times I_{CLK} \times V_{I} \times C_{R} \times N_{P}}{2 \times I_{LOAD} \times N_{S}}}
\]  
(EQ. 9)

So making the left leg transition 34ns will cause the maximum primary duty cycle to be approximately 95% at full load with the minimum input voltage applied. This allows 5% margin for variations in \(C_{R}\) and \(L_{R}\), assuming nearly 100% duty cycle is possible. These numbers can be adjusted easily by the previous equations for your particular needs.

Now that the resonant inductor and left leg transition time have been selected, the right leg transition time needs to be determined. It turns out that the maximum right leg transition time occurs during the maximum input voltage and at a load boundary called the ZVS operational limit. The ZVS operational limit is the point at which the power supply no longer maintains zero-voltage-switching. This is a normal function of this topology. As mentioned earlier, the two energy sources (resonant inductance and output inductance) required to displace the charge on the drain-to-source capacitance of the MOSFETs are load dependant. Therefore at some load value less than maximum, the energy stored in these sources will be less than adequate to displace this charge. This is the point at which the converter will no longer operate in the ZVS mode. This is best exemplified by Figure 9. Figures 9A, B and C show how the left leg transition is formed. Figure 9A shows that the energy in \(L_{Q}\) is larger than the energy required to displace the capacitance charge. Figure 9B shows the ZVS operational limit where the energy in \(L_{Q}\) is equal to the energy required to displace the capacitance charge. Figure 9C shows the energy in \(L_{Q}\) is not capable of fully displacing the capacitance charge. The same scenario is true for the right leg transitions but they will ramp at a linear rate and their energy source is the output inductance as stated earlier.

\[
t_{RL} = \frac{183 \times 10^{-12} \times 72}{0.662} = 20\text{ns}
\]

The left-leg transition takes 34ns and the right-leg transition takes 20ns. These values can now be programmed as turn on delays via the HDEL and LDEL resistor values on the HIP4081A. As previously mentioned, since the HIP4081A controls the upper and lower delay times, both HDEL and LDEL should be set equal to the longest delay time. This time will be 34ns.

**Resonant Component Selection**

The core material selected for the resonant inductor was chosen for its high Q and low core loss characteristics. Micrometals powdered iron RF core T44-6 has a Q of 200 at the resonant frequency of interest, 7MHz (\(F_{RES} = 1/(4x_{LL})\)).

The output filter inductor was another Micrometals powdered iron RF core, T50-8 chosen for its low core loss at 500kHz. This material has the lowest core loss of any other material they offer. As a result, it is also the most expensive. Another core which may be used is the T50-52. The T50-52 material has slightly higher core loss and is less expensive.
Effects of Variations in MOSFET Parasitic Output Capacitance

The MOSFETs parasitic output capacitance, $C_{OSS}$, can vary from part to part, and from manufacturer to manufacturer. However, this variability does not cause any severe aberration in the operation of the converter. The only noticeable effect can be a slight decrease in efficiency. This loss in efficiency is due to two factors.

The first and most significant is capacitive turn-on losses. This is caused by the energy required to displace the charge on the output capacitance when there is insufficient energy in the resonant inductor to perform this task. This is indicated by the first term in Equation 11. The other losses are simply turn-on and turn-off losses which normally occur if zero voltage switching is not in effect. These turn-on and turn-off switching losses are caused by the slight movement of the resonant peak with respect to the programmed ZVS delay time as $C_{OSS}$ varies from its nominal value. This may cause drain-to-source voltage to occur simultaneously with drain current during a portion of the switching time, thereby decreasing efficiency. This is indicated by the second and third terms in Equation 11.

Figure 10 shows the curve of output capacitance as a function of drain-to-source voltage. $C_{OSS}$ is measured at a drain-to-source voltage of 25V. This voltage point is designated as $V_{OSS}$. At this voltage point $C_{OSS}$ is equal to 162pF as indicated by the curve.

Maximum variations of $C_{OSS}$ for Intersil IRFR120 is ±20% of the measured value as shown by Figure 10. However, changes in $C_{OSS}$ can be much more significant when selecting the same MOSFET from a different manufacturer. This is because each MOSFET manufacturer has different processes, resulting in changes from the typical value. This value can be significantly different from the typical value shown in the data sheets. Therefore, it is a good idea to work closely with your supplier to obtain the measured value for $C_{OSS}$. The measured value for $C_{OSS}$ at $V_{OSS} = 25V$ is 162pF as shown in Figure 10. Therefore, one can expect a worst case variation of ±20% from this value as indicated by Figure 10. It will be shown that even for large changes in $C_{OSS}$, the total power dissipation in the converter will not be impacted greatly. It should be pointed out that the initial design proceeded with $C_{OSS} = 130pF$ as stated on the data sheet for the typical value. It was later determined that the measured value was 162pF. This difference had no noticeable effect on converter performance confirming that moderate variations in $C_{OSS}$ have little or no effect on converter performance.

![Figure 10. $C_{OSS}$ Curve for the Intersil IRFR120](image_url)

Figure 11 shows the effects of increased switching losses by varying $C_{OSS}$ and the input voltage (essentially $V_{DS}$). Equation 11 was used to determine these curves and is derived in appendix A. From the curves of Figure 11, it can be seen that even for large variations the impact in switching losses is not that great, especially if the converter is operating near full load. Again, one needs to understand their application to determine how much variation in $C_{OSS}$ can be tolerated. Hopefully Figure 11 will help give understanding to the impact of $C_{OSS}$ variation on converter switching losses.

$$P_{SWLOSS} = \frac{4}{3} C_{OSS} V_{DS} V_{IN} \frac{1}{2} l_{PRI} l_{PRI}^2 + \frac{l_{PRI} l_{SWLL} l_{SWRL}}{t_{CLK}} \frac{1}{t_{CLK}}$$

(EQ. 11)

From Equation 11 it can be seen that the switching loss is ≤ zero if the resonant inductance has enough energy to displace the output capacitance and if the switching losses are zero due to ZVS operation. In the first term of the Equation, decreasing values of output capacitance are an advantage. Here the resulting energy in the resonant inductance exceeds the energy needed to displace the capacitance charge. Decreasing capacitance also means that the delay time set for the ZVS transition will be longer than necessary. This has no significant effect on converter efficiency. The efficiency will be slightly degraded only if the $C_{OSS}$ value turns out larger than the target design. To counter this effect of possibly larger $C_{OSS}$, one could simply program the delays slightly longer than the calculated values. It should be pointed out that $t_{SW}$ was chosen to be 10ns in Equation 11, to generate the curves of Figure 11.

In conclusion of this topic, once the measured value for $C_{OSS}$ is known, one can expect a worst case change of ±20%. This change is insignificant to the converters performance as shown by Figure 11. Once a vendor is selected and transition delays are determined, the delays can be set and forgotten about.
Performance

Figures 12 and 13 show the primary voltage and current waveforms of the converter taken at a load current of 10A and an input voltage of 48V. As indicated below, the frequency of the primary side is 250kHz while the secondary side frequency will be twice the primary or 500kHz. The primary current scale is 0.5A per division yielding a $3A_{PP}$ waveform. Notice how clean these waveforms are. This is one of the significant benefits of zero voltage switching. Additionally, the primary current and rectified secondary voltage is shown in Figure 14 to illustrate the erosion of the secondary duty cycle as mentioned earlier. The erosion is approximately 200ns, yielding a 10% reduction in the secondary side on time. The calculated value for a 48V input was 11% for a difference of 1%. This exemplifies the importance of using Equation 8 to calculate the erosion of the secondary. On the secondary side we have the same problem as with more classic topologies. A moderate snubber was added to the rectifier to reduce the ringing. The two graphs of Figures 15 and 16 show percent regulation and percent efficiency. Percent regulation was excellent.

Over the full input voltage and load range, the maximum change in output voltage was 54mV. During moderate to high output current the efficiency was predominately in the low 80% range. The actual measurements correlated very closely with the loss analysis performed on this converter prior to its design. While this topology offers lossless switching, the conduction losses do increase. What this topology offers for this configuration of input and output voltage is the ability to increase the switching frequency, while at the same time, providing much cleaner waveforms. The breakdown of the power loss data is given in Table 1. From these figures one can target specific areas to optimize the converter for greater efficiency. For instance, the current sense resistor can be replaced with a current transformer for improved efficiency.
FIGURE 12.

FIGURE 13.

FIGURE 14.

FIGURE 15.

FIGURE 16.
Operating the converter with a load greater than 5A will require a heatsink attached to the output rectifier. In addition, the full bridge may require a larger copper area or small heatsink for heat removal.

The plots shown in Figure 17 illustrate the progression of zero voltage switching. The first and second plots show that the delay time is skewed from the nominal value. This is because the HIP4081A delay was made excessively large to illustrate the resonant half sinusoid. Ideally you want to set the delay to 1/4 the period of the resonant frequency. This delay time is determined by Equation 1. The final plot shows the delay set to the optimum point for proper zero voltage switching. Notice the absence of ringing on \( V_{DS} \) compared to when non-zvs operation is taking place!

The plots of Figures 18 and 19 illustrate zero voltage switching of switch A and switch B. In the first plot of Figure 18, the voltage across A is zero during turn-on of switch A. Here you can see the HIP4081A driving the high side FET. Notice the 12V step on this waveform. This 12V step voltage is being supplied by the HIP4081A bootstrap capacitor which turns on switch A. The second plot shows the gate drive of switch B, along with the same phase node, \( V_{DS} \) of switch B. Here, the voltage across switch B is zero during the turn-on of switch B. In the remaining plots of Figure 19, the mechanism is the same, but here the MOSFETS are being turned off. In all of these waveforms you can see that the delay time is nearly 34ns as calculated in the application note.

### TABLE 1. LOSS ANALYSIS AT \( V_{IN} = 48V, I_{OUT} = 10A \)

<table>
<thead>
<tr>
<th>Loss Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOSFET Full-Bridge Conduction Losses</td>
<td>4W</td>
</tr>
<tr>
<td>Output Diode Losses</td>
<td>3W</td>
</tr>
<tr>
<td>Switching Losses</td>
<td>0W</td>
</tr>
<tr>
<td>Power Transformer Losses</td>
<td>0.8W</td>
</tr>
<tr>
<td>Output Inductor Losses</td>
<td>0.75W</td>
</tr>
<tr>
<td>Resonant Inductor Losses</td>
<td>0.57W</td>
</tr>
<tr>
<td>Current Sense Resistor Losses</td>
<td>1.2W</td>
</tr>
<tr>
<td>Snubber Losses</td>
<td>0.38W</td>
</tr>
<tr>
<td>Miscellaneous Losses</td>
<td>1.24W</td>
</tr>
<tr>
<td>Total Power Loss</td>
<td>11.94W</td>
</tr>
<tr>
<td>Efficiency</td>
<td>81%</td>
</tr>
</tbody>
</table>

The plots of Figures 17A and 17B illustrate the progression of zero voltage switching. The first plot shows the delay set for large skew, and the second plot shows the delay set for moderate skew. Notice the absence of ringing on \( V_{DS} \) compared to when non-zvs operation is taking place!
50W, 500kHz, Full-Bridge, Phase-Shift, ZVS
Isolated DC to DC Converter Using the HIP4081A

FIGURE 17C. HIP4081A DELAY SET FOR PROPER ZVS OPERATION

FIGURE 18A. VOLTAGE ACROSS SWITCH A = 0 DURING TURN-ON OF SWITCH A

FIGURE 18B. VOLTAGE ACROSS SWITCH B = ZERO DURING TURN-ON OF SWITCH B

FIGURE 18. ZERO VOLTAGE SWITCHING OF SWITCH A AND B, ZVS TURN-ON

FIGURE 19A. VOLTAGE ACROSS SWITCH A = ZERO DURING TURN-OFF OF SWITCH A

FIGURE 19B. VOLTAGE ACROSS SWITCH B = ZERO DURING TURN-OFF OF SWITCH B
Conclusion

This topology was exciting and surprisingly simple to implement. It has been shown that the HIP4081A can be used successfully to realize the phase shift ZVS full-bridge topology. Not only does the HIP4081A drive the H-bridge but it also is capable of delivering the needed ZVS transition delay times required by this topology. In addition, a simple logic block was used to convert a single ended PWM output into the required phase shift logic drive signals.

A design process was developed to enable designers to accomplish their own designs. This was achieved by deriving essential equations and exposing key concepts. Following these procedures should allow designers to obtain success when incorporating this topology. What's more, much of the mystery of this topology has been removed, especially in the area of parasitic functionality within the design. It was shown that the output capacitance variation does not have a great impact on overall performance. It was shown that the effects of this variation can be determined easily with graphical methods.

References


Dhaval B. Dalal, A 500kHz Multi-Output Converter with Zero Voltage Switching, IEEE 1990


Edwin Oxner, Power FETS And Their Applications, Prentice-Hall, 1982

George Danz, HIP4081, 80V High Frequency H-Bridge Driver, Intersil Application Note, Publication # AN9325

HIP4081A Converter
Material List

Appendix A

Derivation of Equation 1
The equation for resonant frequency:
\[ Fr = \frac{1}{2\pi\sqrt{LC}} \]
The left leg transition takes place within a period of 1/4 the resonant period.
\[ t_{LL} = \frac{1}{4}(2\pi\sqrt{LC}) = \frac{\pi}{2} \sqrt{LC} \]

Derivation of Equation 2
The output capacity \( C_{OSS} \) is a depletion-dependant capacity whose value depends upon the impressed drain-to-source voltage. Therefore the drain-to-source capacitance value over varying drain-to-source voltages can be approximated as:
\[ C_{DS}(V_{DS}^{-n}) = C_{OSS}\left(\frac{V_{OSS}}{V_{DS}}\right)^{n} \]

Where \( n \) is between 1/2 and 1/3 for most MOSFETs, \( C_{OSS} \) is the measured output capacitance at a drain to source voltage \( V_{OSS} \). Most manufacturers measure this value at \( V_{OSS} = 25V \).

Derive Energy and substitute for current:
\[ E = \int (v \times i) \, dt \]
\[ i = \frac{dQ}{dt} \]
\[ E = \int v \, dQ \]

Capacitance is a function of drain-to-source voltage:
\[ C(V_{DS}) = \frac{dQ}{dV_{DS}} \]
\[ E(V_{DS}^{-n}) = \int V_{DS} C(V_{DS}^{-n}) \, dV_{DS} \]
\[ E(V_{DS}^{-n}) = C_{OSS} V_{OSS}^{n} \int V_{DS}^{-n} \, dV_{DS} \]

Integrating:
\[ E(V_{DS}^{-n}) = \frac{C_{OSS} \times V_{OSS}^{n} \times V_{DS}^{2-n}}{2-n} \]

Evaluate at \( n = 1/2 \) for the INTERSIL IRFR120:
\[ E = \left(\frac{2}{3}C_{OSS}\left(\frac{1}{2}V_{OSS}\right)^{3/2}\right) \]

Notice that the output capacitance is multiplied by the factor of 2/3. For the phase-shift ZVS topology there are two output capacitances \( (C_{OSS}) \) in parallel during each resonant transition. Therefore the effective energy and resonant capacitance is multiplied by 2 becoming:
\[ E = \left(\frac{4}{3}C_{OSS}\right)\left(\frac{1}{2}V_{OSS}\right)^{3/2} \frac{3}{V_{DS}} \]
\[ C_{R} = \frac{4}{3}C_{OSS} \]

Derivation of Equation 10
When the energy in the resonant inductor is equal to the energy in the resonant capacitance the critical point of ZVS operation is reached. When energy in the resonant inductor is below the stored MOSFET capacitance energy there is Non-ZVS operation. When it is above there is ZVS operation. Therefore:
\[ C_{R} \times V_{OSS}^{2} \times V_{DS}^{2/3} = \frac{1}{2} \times L_{R} \times i_{PRI} \]
\[ V_{DS} \text{ is essentially } V_{IN}, \text{ where } V_{IN} \text{ is the maximum input voltage.} \]

\[ i_{PRI}(\text{Critical}) = \frac{2 \times C_{R} \times V_{OSS}^{2} \times V_{IN}(\text{MAX})}{L_{R}} \]

Derivation of Equation 11
The energy of the resonant capacitance \( C_{R} \) can be displaced by the energy in the resonant inductance \( L_{R} \). When this happens the capacitive turn on loss is equal to zero:
\[ C_{R} \times V_{OSS}^{2} \times V_{DS}^{2/3} \times L_{R} \times i_{PRI}^{2} = 0 \]

Since \( V_{DS} \) is essentially \( V_{IN} \) the power required to displace the resonant capacitance is:
\[ P_{SWLOSS} = \left(\frac{C_{R} \times V_{OSS}^{2} \times V_{IN}^{2/3} \times L_{R} \times i_{PRI}^{2}}{2t_{CLK}}\right) \times F_{XFMR} \]
\[ F_{XFMR} = \frac{1}{2t_{CLK}} \]
Substituting and multiplying by two since there are two such transitions per period:
\[ P_{SWLOSS} = \left[\frac{C_{R} \times V_{OSS}^{2} \times V_{IN}^{2/3} \times L_{R} \times i_{PRI}^{2}}{2t_{CLK}}\right] \times 2 \]
\[ = \frac{C_{R} \times V_{OSS}^{2} \times V_{IN}^{2/3} \times L_{R} \times i_{PRI}^{2}}{t_{CLK}} \]

From the ZVS Transition times:
\[ \Delta t_{LL}(C_{OSS}) = \left(\frac{5}{6} \times \sqrt{C_{R} \times C_{OSS} \times L_{R}}\right) - t_{LL} \]
\[ \Delta t_{RL}(C_{OSS}) = \left(\frac{C_{R} \times (C_{OSS})^{72}}{i_{PRI\,CRIT} \times (C_{OSS})}\right) - t_{RL} \]
Determine switched $V_{DS}$ for $t_{LL}$ Skew:

$$\Delta t_{LL} = \frac{1}{2\pi F_{RES}} \times \arcsin \left( \frac{V_{MIN}}{V_{IN}} \right)$$

$$\sin (\omega_{RES} \times \Delta t_{LL}) = \frac{V_{MIN}}{V_{IN}}$$

$$V_{SWLL}(C_{OSS} \cdot V_{IN}) = V_{IN} \times \sin (\omega_{RES} \times \Delta t_{LL}(C_{OSS}))$$

Determine switched $V_{DS}$ for $t_{RL}$ Skew:

From Equation 3:

$$V_{SWRL}(C_{OSS}) = \frac{\Delta t_{RL}(C_{OSS}) \times I_{PRICRIT}}{C_{R}}$$

Combining:

$$P_{SWLOSS}(C_{OSS}, V_{IN}) = \frac{1}{4} \times \frac{V_{MIN}^2 \times V_{IN}^3 - \frac{3}{2} \times I_{R} \times I_{PRI}^2}{C_{R} \times V_{OSS}}$$

$$+ \frac{I_{PRI} \times V_{SWLL}(C_{OSS}, V_{IN}) \times t_{SWLL}}{t_{CLK}}$$

$$+ \frac{I_{PRI} \times V_{SWRL}(C_{OSS}) \times t_{SWRL}}{t_{CLK}}$$

$$= \frac{I_{PRI} \times V_{SWLL}(C_{OSS}, V_{IN}) \times t_{SWLL}}{t_{CLK}}$$

$$+ \frac{I_{PRI} \times V_{SWRL}(C_{OSS}) \times t_{SWRL}}{t_{CLK}}$$

$$+ \frac{1}{2} \times \frac{1}{2} \times \frac{1}{2} \times \frac{1}{2} \times t_{CLK}$$
Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.

2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.

3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.

5. Renesas Electronics products are classified according to the following two quality grades: "Standard” and “High Quality”. The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

   "Standard” - Computers, office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots, etc.

   "High Quality” - Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations, etc.), or may cause serious property damage (space systems; underwater vessels; power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

6. When using Renesas Electronics products, refer to the latest product information (data sheets, user’s manuals, application notes, “General Notes for Handling and Using Semiconductor Devices” in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failures or accidents arising out of the use of Renesas Electronics products outside of such specified ranges.

7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain usage conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public, in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to, redundancy, fire-control and malfunction prevention, appropriate treatment for aged degradation or any other appropriate measures. Because the evolvement of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.

8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacturers, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.

10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.

11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.

12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

© 2018 Renesas Electronics Corporation. All rights reserved.

Colophon 7.0