SPI Protocol and Bus Configuration of Multiple DCPs

The Serial Peripheral Interface (SPI) is one of the widely accepted communication interfaces implemented in Intersil’s Digitally Controlled Potentiometers (DCP) portfolio. Developed by Motorola, the SPI protocol became a standard de facto, but does not have officially released specification or agreed by any international committee. That gives some flexibility in implementing SPI protocol in the electronic devices but also requires programmable flexibility of the host micro controller. This application note describes SPI bus implementations which utilize Intersil’s DCPs.

**Basic SPI Bus Information**

The SPI is used for a synchronous serial communication of host micro controller and peripherals. SPI requires two control lines (CS and SCK) and two data lines (SDI and SDO) as shown in Figure 1.

![SPI Bus Diagram](image)

*FIGURE 1. SINGLE MASTER-SLAVE SPI BUS IMPLEMENTATION*

The SPI bus specifies four logic signals:

- **SCK** – Serial Clock, provided by master
- **CS** – Chip Select, allow master to select peripheral (slave) device
- **MOSI/SDI** – Master Output Slave Input/Serial Data In
- **MISO/SDO** – Master Input Slave Output/Serial Data Out

With CS active low, the corresponding peripheral device is selected. A master, usually the host micro controller, always provides clock signal to all devices on a bus whether it is selected or not. Only one master must be active on a bus at a time. The SPI protocol operates in full duplex mode, when input and output data transfers on both lines simultaneously. The unselected devices keep the SDO lines in hi-Z state and therefore inactive.

Since the clock serves as synchronization of the data communication, there are four possible modes that can be used in an SPI protocol, based on clock polarity (CPOL) and clock phase (CPHA) as shown in Table 1 and Figure 2.

<table>
<thead>
<tr>
<th>SPI MODE</th>
<th>CPOL</th>
<th>CPHA</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

*TABLE 1. SPI MODES*

![SPI Timing Diagram](image)

*FIGURE 2. SPI PROTOCOL TIMING DIAGRAM*

If the phase of the clock is zero (i.e. CPHA = 0) data is latched at the rising edge of the clock with CPOL = 0, and at the falling edge of the clock with CPOL = 1. If CPHA = 1, the polarities are reversed. Data is latched at the falling edge of the clock with CPOL = 0, and at the rising edge with CPOL = 1.

All Intersil’s SPI DCPs support Mode 0 (CPOL = 0, CPHA = 0) protocol.

**Bus Configuration and SPI Protocol of Multiple DCPs**

Multiple slave devices can be connected in parallel or daisy chained utilizing the same SPI bus.

**Parallel Configuration**

For the parallel connection, each device on the bus should have a separate CS line, while SCK, SDI and SDO lines are connected in parallel as shown in Figure 3.
The bus protocol for the parallel configuration remains the same as for single master-slave configuration as in Figure 4 and Figure 5. Figure 4 shows a 2-byte write sequence, whereby the first byte contains instruction code 011b for Access Control Register (ACR) only, or 110b for any other register, followed by the register address where the data will be written. The second byte contains the data itself. Note that a write command with instruction code 011b is used for access to the ACR register only; any address bits will be ignored in the instruction byte.

For example, in order to move wiper RW1 of ISL22424 to 195th tap position the following sequence should be issued (only SDI line is exhibited).


110 00001 11000011 – write (code 110b) into wiper register WR1 at address 00001b the data 11000011b (195 decimal)

Similarly, in order to read the data from the wiper register WR1, master should issue a 4-byte sequence as shown in Figure 5.

For more information about bit definition, instructions and register maps, refer to the corresponding ISL224x4 datasheet.
The first byte must contain read instruction code 001b for ACR read only or 100b for read instruction from any other register plus register address from which the data will be read, followed by the dummy byte (i.e. 00000000b). The third byte must have a NOP instruction code of 00000000b, followed by another dummy byte (00000000b). The valid data will be read on SDO line during fourth byte. Note that during the third byte the read instruction and register address will be repeated on SDO line.

Continuing from the previous example, the read sequence is shown as:

MOSI line (binary): 10000001 00000000 00000000 (read instruction from address 0001b, wiper register WR1)

MISO line (binary): xxxxxxxx xxxxxxxx 10000001 11000011 (data out is second byte out, 195d).

Any write or read sequence must start with CS line transition from HIGH to LOW and finish with transition from LOW to HIGH. During write or read operation CS line must be kept LOW.

**Daisy Chain Configuration**

DCPs that support the daisy chain configuration (i.e. ISL224x4 family) can be connected as shown in Figure 6. In this configuration CS and SCK lines connected in parallel, and each SDO pin of previous chip is connected to SDI pin.

Daisy Chaining simplifies the connection by reducing the length and connections of the data lines, but restricts access to a single device in chain. In other words, all the devices in chain will be involved in a write or read operation. We can consider that every device in the chain is a portion of one big shift register, where serial data is shifted out on each clock going through all the DCPs, from DCP0 to DCP1 and all the way down to the last DCP(N-1) in this chain.

A chain write operation should be formed from N number of 2-byte write operations as shown in Figure 7.
bytes for the first DCP in the chain - DCP0 (instruction byte + data byte, last 16 clocks).

For example, we daisy chained three ISL22424 (Dual DCPs) and need to move wiper of DCP0 of device #1 to tap 31d, wiper of DCP1 of device #2 at tap 207d and wiper of DCP0 of device #3 at tap 126d. The sequence in Table 2 should be issued by the master device.

These commands will be executed by each device simultaneously on the rising edge of CS. Thus, Daisy Chain configuration is well suited for synchronous setting of different DCPs.

The read sequence of daisy chained ISL22424 DCPs, per previous example, consist of two parts:

1. The master sends three 2-byte read instructions, 48 clocks, (where the first byte is read instruction with address followed by dummy data byte)
2. The master reads the requested data on MISO in sequence shown on Figure 8 while sending three 2-byte NOP operations (48 clocks). Note, that CS has a positive pulse after first portion of the sequence (or after first 48 clocks).

A diagram of the 2-byte operation is shown in Figure 9.

For our example of three daisy chained ISL22424 devices, the read sequence to obtain the wiper positions for DCP0 of device #1, for DCP1 of device #2, for DCP0 of device #3 is shown in Table 3. The resulting data is: device#1 = 7Eh or 126d, device #2 = CFh or 207d, and device #3 = 1Fh or 31d.

**TABLE 2.**

<table>
<thead>
<tr>
<th>MOSI Line</th>
<th>11000000</th>
<th>01111110</th>
<th>11000001</th>
<th>11001111</th>
<th>11000000</th>
<th>00011111</th>
</tr>
</thead>
<tbody>
<tr>
<td>WR DCP0</td>
<td>126</td>
<td>WR DCP1</td>
<td>207</td>
<td>WR DCP0</td>
<td>31</td>
<td></td>
</tr>
</tbody>
</table>

**TABLE 3.**

<table>
<thead>
<tr>
<th>MOSI Line</th>
<th>10000000</th>
<th>00000000</th>
<th>10000001</th>
<th>00000000</th>
<th>10000000</th>
<th>00000000</th>
<th>00000000</th>
<th>00000000</th>
<th>00000000</th>
<th>00000000</th>
<th>00000000</th>
<th>00000000</th>
</tr>
</thead>
<tbody>
<tr>
<td>MISO Line</td>
<td>xxxxxxxx</td>
<td>xxxxxxxx</td>
<td>xxxxxxxx</td>
<td>xxxxxxxx</td>
<td>xxxxxxxx</td>
<td>xxxxxxxx</td>
<td>xxxxxxxx</td>
<td>01111110</td>
<td>xxxxxxxx</td>
<td>11001111</td>
<td>xxxxxxxx</td>
<td>11000000</td>
</tr>
</tbody>
</table>

**Conclusion**

The SPI bus allows for either parallel or daisy chain configurations of Intersil DCPs, with clock bus loading being the only practical limit to the number of devices that can be
connected. The parallel configuration allows simplified access to individual DCPs and straightforward firmware code but a more complicated interconnect. The daisy chain configuration allows simplified interconnect and synchronous loading of DCPs at the expense of more complex code.
Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.

2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.

3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.

5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment, industrial robots, etc.
- "High Quality": Transportation equipment (automobiles, trains, ships, etc.), traffic control (traffic lights), large-scale communication equipment, key financial terminal systems, safety control equipment, etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implants, etc.), or may cause serious property damage (space system; underwater repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third party arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user’s manual or other Renesas Electronics document.

6. When using Renesas Electronics products, refer to the latest product information (data sheets, user’s manuals, application notes, “General Notes for Handling and Using Semiconductor Devices” in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.

7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.

8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.

10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.

11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.

12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note 2) "Renesas Electronics products" means any product developed or manufactured by or for Renesas Electronics.