To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)
Send any inquiries to http://www.renesas.com/inquiry.
Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.

2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.

4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.

5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.

6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.

7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depend on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

   “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
   “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
   “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.

9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.

10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.

12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.
Introduction
This application note describes the single mode of A/D conversion. It is intended as reference material to help in the design of user software.

Target Device
SH7086

Contents
1. Specification ......................................................................................................................... 2
2. Applicable Conditions ........................................................................................................ 2
3. Description of Modules Used ............................................................................................ 3
4. Principles of Operation ..................................................................................................... 6
5. Description of Software ................................................................................................... 7
6. Flowchart .......................................................................................................................... 12
7. Documents for Reference (Note) ..................................................................................... 14
1. Specification

In this sample application, the A/D converter in the SH7086 performs A/D conversion in single mode.

Three rounds of A/D conversion proceed on analog input channel 0 (AN0). Converted data are stored in the on-chip RAM. An overview of the operation is shown in figure 1.

![Figure 1 Overview of A/D Conversion](image)

2. Applicable Conditions

The applicable conditions for this sample application are shown in table 1.

<table>
<thead>
<tr>
<th>Item</th>
<th>Setting</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device</td>
<td>SH7086 (R5F70865)</td>
</tr>
</tbody>
</table>
| Operating frequency   | Internal clock: I_φ = 80 MHz  
                       Bus clock: B_φ = 40 MHz  
                       Peripheral clock: P_φ = 40 MHz  
                       MTU2 clock: MP_φ = 40 MHz  
                       MTU2S clock: MI_φ = 80 MHz |
| Operating mode        | Single-chip mode                                                       |
| Development environment| Renesas Technology products:  
                       High-performance Embedded Workshop Version 4.03.00.001 (integrated development environment)  
                       SuperH RISC engine Standard Toolchain (V.9.1.1.0)  
                       SuperH RISC engine C/C++ Compiler (V.9.01.01)  
| C compiler options    | High-performance Embedded Workshop default settings:  
                       [ -cpu=sh2 -object="$\text{CONFIGDIR}$\text{\$(FILELEAF).obj}" -debug -gbr=auto - 
                       chgincpath -errorpath -global_volatile=0 -opt_range=all -infinite_loop=0 - 
                       del_vacant_loop=0 -struct_alloc=1 -nologo ] |
3. Description of Modules Used

In this sample application, A/D converter channels 0 to 3 are used for A/D conversion.

The functions of the SH7080 group A/D converter are outlined in table 2.

Table 2 A/D Converter Function Overview

<table>
<thead>
<tr>
<th>Item</th>
<th>Overview</th>
</tr>
</thead>
<tbody>
<tr>
<td>Resolution</td>
<td>10 bits</td>
</tr>
</tbody>
</table>
| Input channels  | • 8 channels (2 independent A/D conversion modules on chip) for the SH7083/84/85  
                  | • 16 channels (3 independent A/D conversion modules on chip) for the SH7086  |
| Conversion time | • 2.0 μs per channel (when Pφ = 25 MHz)                                   |
| Operation mode  | • Single mode: A/D conversion on one channel                              |
|                | • Continuous scan mode: A/D conversion repeated on up to 4 channels for the SH7083/84/85 or up to 8 channels for the SH7086 |
|                | • 1-cycle scan mode: A/D conversion repeated on up to 4 channels for the SH7083/84/85 or up to 8 channels for the SH7086 |
| Data register   | Results of A/D conversion are stored in 16-bit data registers corresponding to the respective input channels. |
| A/D conversion start method | Operation of the A/D control register (ADCR) by software  
|                | • A/D converter start trigger from the multi-function timer pulse unit 2 (MTU2) or 2S (MTU2S) can be selected  
|                | • External trigger signal                                                  |
| Interrupt source| • A/D conversion end interrupt request (ADI)                              |
| Others          | • Sample & hold functions are provided.                                   |
|                | • Module standby mode can be set.                                         |
|                | • DMAC/DTC can be started by an interrupt.                                |
A block diagram of the A/D converter is shown in figure 2.

[Legend]
- $AV_{cc}$: Power supply pin or reference voltage in the analog portion
- $AV_{ref}$: Reference voltage for A/D conversion
- $AV_{ss}$: Ground or reference voltage in the analog portion
- ANm to ANn: Analog input pins
- ADCR: A/D control register
- ADCSR: A/D control/status register
- ADTSR: A/D trigger select register
- ADDRm/n: A/D data register m/n

Note: The register number corresponds to the channel number of modules.
(m/n = 0 to 7 for the SH7083/84/85 and 0 to 15 for the SH7086)

**Figure 2** A/D Converter Block Diagram (for One Module)
The A/D data registers (ADDRm and ADDRn) are 16-bit read-only registers which hold the results of conversion on the corresponding analog input channels. Converted data are stored in bits 15 to 6 of ADDR. The 6 lower bits are always 0.

- The A/D control register (ADCR) controls the start of A/D conversion.
- The A/D control/status register (ADCSR) controls A/D conversion and sets the A/D conversion time.
- The A/D trigger select register (ADTSR) enables an external trigger to start A/D conversion.

Note: For details on operational specifications, refer to the section on the A/D converter (ADC) in the SH7080 Group Hardware Manual.
4. **Principles of Operation**

In this sample application, A/D conversion is performed three times in single mode on analog input channel 0 (AN0). Converted data are successively stored in the on-chip RAM.

A timing diagram of A/D conversion is given in figure 3. Processing at the numbered points is described in table 3. In A/D conversion, firstly, the mode, channel, clock, etc., are selected with ADCSR_0 and ADCR_0 (figure 3, (1)).

Then, the ADST bit in ADCR_0 is set to 1 to start A/D conversion (figure 3, (2) and (3)). On completion of A/D conversion, the converted data are stored in bits 15 to 6 in ADDR_0 and the ADF bit is set to 1 (figure 3 (4) and (5)). Also, the ADST bit is cleared to 0 (figure 3 (6)). After that, the ADF flag of ADCSR_0 is cleared to 0 (figure 3 (7)) and the data in ADDR_0 are stored in the on-chip RAM (figure 3 (8)).

Steps (2) to (8) in figure 3 are repeated twice.

![Figure 3 Operational Timing for A/D Conversion](image)

**Table 3  Processing**

<table>
<thead>
<tr>
<th>Software processing</th>
<th>Hardware processing</th>
</tr>
</thead>
<tbody>
<tr>
<td>(1) ADCSR_0 and ADCR_0 are used to select the mode, channel, clock, etc.</td>
<td>—</td>
</tr>
<tr>
<td>(2) Setting the ADST bit of ADCR_0 to 1.</td>
<td>Starting A/D conversion on input channel AN0.</td>
</tr>
<tr>
<td>(3) —</td>
<td>Sampling the analog inputs and performing conversion.</td>
</tr>
<tr>
<td>(4) —</td>
<td>Storing converted data in registers ADDR_0.</td>
</tr>
<tr>
<td>(5) —</td>
<td>Setting the ADF bit of ADCSR_0 to 1.</td>
</tr>
<tr>
<td>(6) —</td>
<td>Clearing the ADST bit to 0.</td>
</tr>
<tr>
<td>(7) Clearing the ADF bit of ADCSR_0 to 0.</td>
<td>—</td>
</tr>
<tr>
<td>(8) Storing data of ADDR_0 in the RAM.</td>
<td>—</td>
</tr>
</tbody>
</table>
5. Description of Software

5.1 List of Functions
The functions of this sample application are listed below.

Table 4 List of Functions

<table>
<thead>
<tr>
<th>Function Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>main()</td>
<td>Initializes A/D converter module 0 and calls the A/D conversion routine.</td>
</tr>
<tr>
<td>ad_conv()</td>
<td>Starts A/D conversion and stores the results of conversion in the on-chip RAM.</td>
</tr>
</tbody>
</table>

5.2 Variables Used
The variables used in this sample application are listed below.

Table 5 List of Variables

<table>
<thead>
<tr>
<th>Variable/Label Name</th>
<th>Description</th>
<th>Reference function</th>
</tr>
</thead>
<tbody>
<tr>
<td>unsigned short Ad_data[AD_COUNT]</td>
<td>Array (2 bytes) for storing A/D-converted data. AD_COUNT indicates the number of rounds of A/D conversion, i.e. 3 in this sample application.</td>
<td>ad_conv()</td>
</tr>
<tr>
<td>unsigned char ad_count</td>
<td>A/D conversion counter</td>
<td>ad_conv()</td>
</tr>
</tbody>
</table>

5.3 Section Assignment
Section assignment for this sample application is as follows.

Table 6 Section Assignment

<table>
<thead>
<tr>
<th>Address</th>
<th>Section Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| H'00000000  | DVECTTBL, DINTTBL, PIntPRG | DVECTTBL: Exception vector table  
DINTTBL: Interrupt vector table  
PIntPRG: Interrupt program |
| H'00000800  | PResetPRG          | Reset program                                                               |
| H'00001000  | P, C$BSEC, C$DEC, D | P: Program area  
C$BSEC: Stores an address for B section initialization.  
C$DEC: Stores an address for D section initialization.  
D: Stores data. |
| H'FFFF4000  | B, R               | B: Stores a variable without an initial value.  
R: Variable area |
| H'FFFFBC00  | S                  | Stack area                                                                  |
5.4 Register Settings

The registers used in this sample application are described below. The settings below are the values used in this sample application and differ from the initial values.

5.4.1 Clock Oscillator (CPG) Settings

(1) Frequency Control Register (FPQCR)

Function: Specifies the division ratios for the frequency output by the PLL circuit.

Set value: H'0241

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>—</td>
<td>0</td>
<td>Reserved</td>
</tr>
<tr>
<td>14 to 12</td>
<td>IFC[2:0]</td>
<td>000</td>
<td>Frequency division ratio of the internal clock (Iφ) frequency 000: × 1 (Iφ = 80 MHz for an input clock frequency of 10 MHz)</td>
</tr>
<tr>
<td>11 to 9</td>
<td>BFC[2:0]</td>
<td>001</td>
<td>Frequency division ratio of the bus clock (Bφ) frequency 001: × 1/2 (Bφ = 40 MHz for an input clock frequency of 10 MHz)</td>
</tr>
<tr>
<td>8 to 6</td>
<td>PFC[2:0]</td>
<td>001</td>
<td>Frequency division ratio of the peripheral clock (Pφ) frequency 001: × 1/2 (Pφ = 40 MHz for an input clock frequency of 10 MHz)</td>
</tr>
<tr>
<td>5 to 3</td>
<td>MIFC[2:0]</td>
<td>000</td>
<td>Frequency division ratio of the MTU2S clock (MIφ) frequency 000: × 1 (MIφ = 80 MHz for an input clock frequency of 10 MHz)</td>
</tr>
<tr>
<td>2 to 0</td>
<td>MPFC[2:0]</td>
<td>001</td>
<td>Frequency division ratio of the MTU2 clock (MPφ) frequency 001: × 1/2 (MPφ = 40 MHz for an input clock frequency of 10 MHz)</td>
</tr>
</tbody>
</table>
5.4.2 Low Power Mode Settings

(1) Standby Control Register 4 (STBCR4)

Function: Controls the operation of individual modules in low-power-consumption mode.

Set value: H'FE

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>MSTP23</td>
<td>1</td>
<td>Module stop bit 23. When set to 1, stops the clock supply to the MTU2S. When cleared to 0, makes the MTU2S operate.</td>
</tr>
<tr>
<td>6</td>
<td>MSTP22</td>
<td>1</td>
<td>Module stop bit 22. When set to 1, stops the clock supply to the MTU2. When cleared to 0, makes the MTU2 operate.</td>
</tr>
<tr>
<td>5</td>
<td>MSTP21</td>
<td>1</td>
<td>Module stop bit 21. When set to 1, stops the clock supply to the CMT. When cleared to 0, makes the CMT operate.</td>
</tr>
<tr>
<td>4, 3</td>
<td>—</td>
<td>All 1</td>
<td>Reserved</td>
</tr>
<tr>
<td>2</td>
<td>MSTP18</td>
<td>1</td>
<td>Module stop bit 18. When set to 1, stops the clock supply to the AD_2. When cleared to 0, makes the AD_2 operate.</td>
</tr>
<tr>
<td>1</td>
<td>MSTP17</td>
<td>1</td>
<td>Module stop bit 17. When set to 1, stops the clock supply to the AD_1. When cleared to 0, makes the AD_1 operate.</td>
</tr>
<tr>
<td>0</td>
<td>MSTP16</td>
<td>0</td>
<td>Module stop bit 16. When set to 1, stops the clock supply to the AD_0. When cleared to 0, makes the AD_0 operate.</td>
</tr>
</tbody>
</table>
### 5.4.3 A/D Conversion Settings

(1) **A/D Control/Status Register _0 (ADCSR_0)**

Function: Controls A/D conversion and sets A/D conversion time.

Set value: H'0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>ADF</td>
<td>0</td>
<td>A/D end flag &lt;br&gt;A status flag which indicates the end of A/D conversion. &lt;br&gt;[Setting conditions] &lt;br&gt;• When A/D conversion ends in single mode. &lt;br&gt;[Clearing conditions] &lt;br&gt;• When 0 is written after reading it as 1. &lt;br&gt;• When the DTC or DMAC is activated by an ADI interrupt and ADDR is read</td>
</tr>
<tr>
<td>14</td>
<td>ADIE</td>
<td>0</td>
<td>A/D interrupt (ADI) enable &lt;br&gt;When set to 1, generation of an ADI interrupt by ADF is enabled.</td>
</tr>
<tr>
<td>13, 12</td>
<td>—</td>
<td>All 0</td>
<td>Reserved</td>
</tr>
<tr>
<td>11</td>
<td>TRGE</td>
<td>0</td>
<td>Trigger enable &lt;br&gt;When TRGE = 0, A/D conversion triggering is disabled.</td>
</tr>
<tr>
<td>10</td>
<td>—</td>
<td>0</td>
<td>Reserved</td>
</tr>
<tr>
<td>9</td>
<td>CONADF</td>
<td>0</td>
<td>ADF control &lt;br&gt;Controls ADF operation in 2-channel scan mode.</td>
</tr>
<tr>
<td>8</td>
<td>STC</td>
<td>0</td>
<td>State control &lt;br&gt;Sets A/D conversion time (50 states in this sample application).</td>
</tr>
<tr>
<td>7, 6</td>
<td>CKSL[1:0]</td>
<td>00</td>
<td>Clock select bits 1 and 0 &lt;br&gt;Set A/D conversion time (Pφ/4 in this sample application).</td>
</tr>
<tr>
<td>5, 4</td>
<td>ADM[1:0]</td>
<td>01</td>
<td>A/D mode bits 1 and 0 &lt;br&gt;Select A/D conversion mode (single mode in this sample application).</td>
</tr>
<tr>
<td>3</td>
<td>ADCS</td>
<td>1</td>
<td>A/D continuous scan &lt;br&gt;Used in scan mode</td>
</tr>
<tr>
<td>2 to 0</td>
<td>CH[2:0]</td>
<td>011</td>
<td>Channel select bits 2 to 0 &lt;br&gt;Select analog input channels for A/D conversion (channel AN0 in this sample application).</td>
</tr>
</tbody>
</table>
(2)  **A/D Control Register _0 (ADCR_0)**

Function: Controls the start of A/D conversion.

Set value: H'0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Set Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>15, 14</td>
<td>—</td>
<td>All 0</td>
<td>Reserved</td>
</tr>
<tr>
<td>13</td>
<td>ADST</td>
<td>0</td>
<td>A/D start. When cleared to 0, A/D conversion is stopped and the A/D converter enters the idle state. When set to 1, A/D conversion is started. Cleared automatically in single mode upon completion of A/D conversion for the selected channel.</td>
</tr>
</tbody>
</table>

12 to 0 — All 0 Reserved

(3)  **A/D Trigger Select Register _0 (ADTSR_0)**

Function: Enables an external trigger for the start of A/D conversion.

Set value: H'0000 (initial value)

This sample application does not use an external trigger. Thus, this register is not set and its initial values are used as-is.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Initial Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>15 to 12</td>
<td>TRG11S[3:0]</td>
<td>0000</td>
<td>A/D Trigger 1 Group 1 Select 3 to 0. Select an external trigger, MTU2 trigger, or MTU2S trigger to start A/D conversion for group 1 when A/D module 1 is in 2-channel scan mode.</td>
</tr>
<tr>
<td>11 to 8</td>
<td>TRG01S[3:0]</td>
<td>0000</td>
<td>A/D Trigger 0 Group 1 Select 3 to 0. Select an external trigger, MTU2 trigger, or MTU2S trigger to start A/D conversion for group 1 when A/D module 0 is in 2-channel scan mode.</td>
</tr>
<tr>
<td>7 to 4</td>
<td>TRG1S[3:0]</td>
<td>0000</td>
<td>A/D Trigger 1 Select 3 to 0 Select an external trigger, MTU2 trigger, or MTU2S trigger to start A/D conversion for A/D module 1.</td>
</tr>
<tr>
<td>3 to 0</td>
<td>TRG0S[3:0]</td>
<td>0000</td>
<td>A/D Trigger 0 Select 3 to 0 Select an external trigger, MTU2 trigger, or MTU2S trigger to start A/D conversion for A/D module 1.</td>
</tr>
</tbody>
</table>
6. Flowchart

A flowchart for this sample application is shown below.

6.1 Main Routine

```
main ()
  Initialize A/D conversion counter
  Set the frequency control register (FRQCR)
  Set the standby control register 4 (STBGR4)
  Set the A/D Control/Status Register 0 (ADCSR_0)
    Set the A/D Control/Status Register 0 (ADCR_0)
      ad_conv ()
      ad_conv ()
      ad_conv ()

  Clear the A/D end flag (ADF) to 0.
    Function
    Clearing the A/D end flag.
  Set the frequency control register (FRQCR)
    Internal clock: 80 MHz
    Bus clock: 40 MHz
    Peripheral clock: 40 MHz
    MTU2S clock: 80 MHz
    MTU2 clock: 40 MHz

  Set MSTP16 of STBGR4 to 0.
    Function
    Supplying clocks to A/D_0.

  Clear the A/D interrupt enable bit (ADIE) to 0.
    Function
    Disabling ADI interrupt.
  Set the standby control register 4 (STBGR4)
    Clearing the A/D end flag.

  Set the trigger enable bit (TRGE) to 0.
    Function
    Disabling trigger for starting A/D conversion.

  Clear the state control bit (STC) to 0.
    Function
    Setting A/D conversion time to 50 states.

  Set the clock select bits (CKSL) to 00.
    Function
    Setting A/D conversion time to P/4.

  Set the A/D mode bits (ADM) to 00.
    Function
    Selecting single-cycle scan mode.

  Set channel select bits (CH) to 000.
    Function
    Set channels to AN0.

  Clear the A/D start bit (ADST) to 0.

Perform A/D conversion and store the result to the RAM.
```
6.2 A/D Conversion Routine

ad_conv()

Start A/D conversion.

Set ADST of ADCR_0 to 1.
[Function]
Starting A/D conversion.

Is A/D conversion ended?

No

Repeat loop until ADF of ADCSR_0 is set to 1.
[Function]
Remain in standby mode until A/D conversion is ended.

Yes

Clear ADF bit.

Clear ADF bit of ADCSR_0 to 0.

Store AD data (AN0) in RAM.

Store A/D-converted data (from ADDR_0) in RAM (Ad_data).

Increment A/D conversion counter.

Increment counter (count) of Ad_data[count] (to perform A/D conversion three times)

END
7. Documents for Reference (Note)

- Software Manual
  The most up-to-date version of this document is available on the Renesas Technology Website.

- Hardware Manual
  SH7080 Group Hardware Manual
  The most up-to-date version of this document is available on the Renesas Technology Website.
Website and Support

Renesas Technology Website
http://www.renesas.com/

Inquiries
http://www.renesas.com/inquiry
csc@renesas.com

Revision Record

<table>
<thead>
<tr>
<th>Rev.</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.00</td>
<td>Jan.18.08</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td></td>
<td>First edition issued</td>
</tr>
</tbody>
</table>
1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.

2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.

3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.

4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)

5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.

6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.

7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.

8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
   (1) artificial life support devices or systems
   (2) surgical implantations
   (3) healthcare intervention (e.g., excision, administration of medication, etc.)
   (4) any other purposes that pose a direct threat to human life

Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.

9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.

10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.

11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.

12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.

13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

© 2008. Renesas Technology Corp., All rights reserved.