# NEC

**Application Note** 

# 78K0R/Kx3-L/Ix3

**16-Bit Single-Chip Microcontrollers** 

STOP mode release by frame reception of the Serial Array Unit in UART mode

78K0R/KC3-L 78K0R/KD3-L 78K0R/KE3-L 78K0R/IB3 78K0R/IC3 78K0R/ID3 78K0R/IE3

Document No. U19742EE1V0IF00 Date Published April 2009

© NEC Electronics (Europe) GmbH

#### DISCLAIMER

The related documents in this application note may include preliminary versions. However, preliminary versions may not have been marked as such.

The information in this application note is current as of its date of publication. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of PRODUCT(S). Not all PRODUCT(S) and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.

No part of this application note may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this application note. NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of PRODUCT(S) listed in this application note or any other liability arising from the use of such PRODUCT(S).

No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others. Descriptions of circuits, software and other related information in this application note are provided for illustrative purposes of PRODUCT(S) operation and/or application examples only. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.

While wherever feasible, NEC endeavors to enhance the quality, reliability and safe operation of PRODUCT(S) the customer agrees and acknowledges that the possibility of defects and/or erroneous thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects and/or errors in PRODUCT(S) the customer must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.

The customer agrees to indemnify NEC against and hold NEC harmless from any and all consequences of any and all claims, suits, actions or demands asserted against NEC made by a third party for damages caused by one or more of the items listed in the enclosed table of content of this application note for PRODUCT(S) supplied after the date of publication.

PRODUCT(S) are classified into the following three quality grades: "Standard", "Special" and "Specific". The "Specific" quality grade applies only to PRODUCT(S) developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of PRODUCT(S) depend on its quality grade, as indicated below. Customers must check the quality grade of each PRODUCT(S) before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, antidisaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support etc.

The quality grade of PRODUCT(S) is "Standard" unless otherwise expressly specified in NEC data sheets or data books, etc. If customers wish to use PRODUCT(S) in applications not intended by NEC, they must contact NEC sales representative in advance to determine NEC's willingness to support a given application.

If the supplied goods/information are subject to Japanese, German, European and/or North American export controls, the customer shall comply with the relevant export control regulations in the event that the goods are exported and/or re-exported. If deliveries are exported without payment of duty at the request of the customer, the customer accepts liability for any subsequent customs administration claims with respect to NEC.

**Notes:** (1) "**NEC**" as used in this statement means NEC Electronics Corporation and also includes its direct or indirect owned or controlled subsidiaries.

(2) "**PRODUCT(S)**" means any product developed or manufactured by or for NEC (as defined above).

# Table of Contents

Table of	Contents3
(A)	Introduction4
(B)	Related Products5
(C)	Introduction6
(C.1.)	STOP mode release6
(C.2)	External Interrupts7
(D)	Software Application Example8
(D.1)	Initialization of the Clock Generator for 8MHz internal high-speed osc. operation8
(D.2)	Initialization and interrupt servicing of INTP111
(D.3)	Initialization and UART1 interrupt servicing of the Serial Array Unit13
(D.4)	Main16
(E)	Valid Specification19
(F)	Revision History

# (A) Introduction

This document contains additional information on the usage of the Serial Array Unit SAU in UART mode during STOP mode without switching off the Serial Array Unit before entering the STOP mode. The Serial Array Unit and the CPU are supplied by the 8MHz internal high-speed oscillator

In a lot of low power applications it is necessary to release the microcontroller from STOP mode on frame reception of the Serial Array Unit UART mode.

Scope of this document is the description of how to use the Serial Array Unit for STOP mode release without missing frames.

# (B) Related Products

## 78K0R/KC3-L:

μPD78F1000, μPD78F1001, μPD78F1002, μPD78F1003

## 78K0R/KD3-L:

μPD78F1004, μPD78F1005, μPD78F1006

## 78K0R/KE3-L:

μPD78F1007, μPD78F1008, μPD78F1009

# 78K0R/IB3:

µPD78F1201, µPD78F1203

## 78K0R/IC3:

 $\mu PD78F1211, \, \mu PD78F1213, \, \mu PD78F1214, \, \mu PD78F1215$ 

## 78K0R/ID3:

μPD78F1223, μPD78F1224, μPD78F1225

## 78K0R/IE3:

 $\mu PD78F1233, \, \mu PD78F1234, \, \mu PD78F1235$ 

# (C) Introduction

# (C.1.) STOP mode release

On STOP mode release by frame reception, special care has to be taken with the Serial Array Unit macro.

A STOP mode release by frame reception is not directly possible, because the Serial Array Unit can only be operated on the main system clock, if feasible baud rates for UART communication shall be achieved. In STOP mode, the main system clock is switched off and therefore the Serial Array Unit operation is stopped.

Due to this, a second interrupt source is necessary for STOP mode release, which is independent from the clock source supply. Here the external interrupt would be a suitable source, either due to the fact, that one external interrupt pin might be shared with a Serial Array Unit UART receive pin or that an external interrupt pin is available closed to a Serial Array Unit UART receive pin (Figure 1).



# (C.2) External Interrupts

1

1

External maskable interrupt requests are generated on rising edge, falling edge or both edges on the according port pin.

The valid edges will be specified by the External Interrupt Rising Edge Enable Register (EGP0) and/or the External Interrupt Falling Edge Enable Register (EGN0).

## Figure 2 Format of External Interrupt Rising Edge Enable Register (EGP0) and Format of External Interrupt Rising Edge Enable Register (EGN0)

Address: FFF38H After reset: 00H R/W												
Symbol	mbol 7 6		5	4	3	2	1	0				
EGP0	EGP7	EGP6	EGP5	EGP4	EGP3	EGP2	EGP1	EGP0				
Address: FFF39H After reset: 00H R/W												
Symbol	7	6	5	4	3	2	1	0				
EGN0	EGN7	EGN6	EGN5	EGN4	EGN3	EGN2	EGN1	EGN0				
	EGPn	EGNn		INTPn j	oin valid edge	selection (n =	= 0 to 7)					
	0	0	Edge detecti	ion disabled								
	0	1	Falling edge									
	1	0	Rising edge									

Both rising and falling edges

# (D) Software Application Example

As mentioned in Chapter (C.1) STOP mode release, a STOP mode release by UART frame reception is only possible by using a second interrupt source, which is independent from the clock supply. In this example the external interrupt INTP1 is used for a STOP mode release by frame reception of the Serial Array Unit UART1.

# (D.1) Initialization of the Clock Generator for 8MHz internal high-speed osc. operation

On the 78K0R/Kx3-L Series, the clock supply after reset release must be specified by the User Option Byte setting of byte 000C1H/010C1H

## Figure 3 Format of User Option Byte (000C1H/010C1H) on 78K0R/Kx3-L Series

Address: 000C1H/010C1H<sup>Note1</sup>

7	6	5	4	3	2	1	0
1	1	1	1	1	FRQSEL2	FRQSEL1	LVIOFF

FRQSEL2	FRQSEL1	Internal high-speed oscillator frequency
0	1	8 MHz/20 MHz Note 2
1	0	1 MHz Note 3
Other than	the above	Setting prohibited

LVIOFF	Setting of LVI on power application
0	LVI is ON by default (LVI default start function enabled) upon reset release (upon power application)
1	LVI is OFF by default (LVI default start function stopped) upon reset release (upon power application)

- Notes 1. Set the same value as 000C1H to 010C1H when the boot swap operation is used because 000C1H is replaced by 010C1H.
  - 2. When 8 MHz or 20 MHz has been selected, the 8 MHz internal high-speed oscillator automatically starts oscillating after reset release. To use the 20 MHz internal high-speed oscillator to operate the microcontroller, oscillation is started by setting bit 0 (DSCON) of the 20 MHz internal high-speed oscillation control register (DSCCTL) to 1 with V<sub>DD</sub> ≥ 2.7 V. The circuit cannot be changed to a 1 MHz internal high-speed oscillator while the microcontroller operates.
  - 3. When 1 MHz has been selected, the microcontroller operates on the 1 MHz internal high-speed oscillator after reset release. The circuit cannot be changed to an 8 MHz or 20 MHz internal high-speed oscillator while the microcontroller operates.

When the FRQSEL2, FRQSEL1 bits are set to 0, 1, the 8MHz internal high-speed oscillator automatically starts after reset release on the 78K0R/Kx3-L Series.

For the 78K0R/lx3 Series is no clock supply related setting necessary for the User Option Byte setting of byte 000C1/010C1H, pls. take care, its setting is according to the User's Manual.

#### Figure 4 Format of User Option Byte (000C1H/010C1H) on 78K0R/Ix3 Series

Address: 000C1H/010C1H<sup>Note</sup>

7	6	5	4	3	2	1	0	
1	1	1	1	1	1	1	LVIOFF	

1	LVIOFF	Setting of LVI on power application
	0	LVI is ON by default (LVI default start function enabled) upon reset release (upon power application)
	1	LVI is OFF by default (LVI default start function stopped) upon reset release (upon power application)

# Note Set the same value as 000C1H to 010C1H when the boot swap operation is used because 000C1H is replaced by 010C1H.

```
/* _____
** option byte definitions
** _____
*/
#pragma constseg = OPTBYTE
  ___root const char option[4] =
     {
             // 000C0H: 0000000 = 0x00
        0x00,
             // 000C1H: 11111111 = 0xFF
        0xFF,
        0xFF,
             // 000C2H: !!!!! ALWAYS SET TO 0xFF !!!!!
        0x85
             // 000C3H: 10000101 = 0x85
     };
#pragma constseg = default
```

With the above described User Option Byte settings for the 78K0R/Kx3-L and the 78K0R/Ix3 Series the CPU and the peripherals are supplied by the  $f_{CPU} = f_{PER} = f_{IH}/2 = 8MHz/2 = 4MHz$ 

The division ration of the CPU/peripheral hardware clock can be selected by the bits MDIV2, MDIV1 and MDIV 0 of the System Clock Control Register CKC.

	Figure 5			Format of System Clock Control Register (CKC)								
Address: FF	FA4H After	rreset: 09H	R/W <sup>#061</sup>									
Symbol	<7>	<6>	<5>	<4>	з	2	1	0				
СКС	CLS	CSS	MCS	MCMo	1	MDIV2	MDIV1	MDIV0				

CLS	Status of CPU/peripheral hardware clock (fcux)
0	Main system clock (fман)
1	Subsystem clock (fsus)

MCS	Status of Main system clock (fwww)
0	Internal high-speed oscillation clock (fin)
1	High-speed system clock (fwx)

CSS	MCM0	MDIV2	MDIV1	MDIVo	Selection of CPU/peripheral hardware clock (fcux)
0	0	0	0	0	fн
		0	0	1	f⊮/2 (default)
		0	1	0	fr/2²
		0	1	1	fe/2³
		1	0	0	fe/2*
		1	0	1	fi+/2 <sup>s</sup>
0	1	0	0	0	fex
		0	0	1	fwx/2
		0	1	0	fwx/2°
		0	1	1	fwx/2³
		1	0	0	fwx/2*
		1	0	1	fwx/2 <sup>5нов 2</sup>
1 <sup>Note 2</sup>	× <sup>Note 3</sup>	×	×	×	fsue/2
	o	ther than abov	Setting prohibited		

Notes 1. Bits 7 and 5 are read-only.

2. Setting is prohibited when fmx < 4 MHz.

3. Changing the value of the MCM0 bit is prohibited while CSS is set to 1.

Remarks 1. fin: Internal high-speed oscillation clock frequency

- fxx: High-speed system clock frequency
- fsue: Subsystem clock frequency
- 2. ×: don't care

Select the CPU/Peripheral hardware clock to  $f_{CPU} = f_{PER} = f_{IH}/1 = 8MHz/1 = 8MHz$  by setting bits MDIV2, MDIV1, MDIV0 to 0, 0, 0 (PIs. refer to function main()).

```
void main(void)
{
    ...
    CKC = 0x08; // Use on-chip high-speed oscillator fCPU = fIH/2^0 = 8MHz
    ...
}
```

# (D.2) Initialization and interrupt servicing of INTP1

The external interrupt pin INTP1 is shared with the RxD1 pin of the UART1 of the Serial Array Unit and Port P3.1. Due to this, there is no need to consider extra wirings from INTP1 to RxD1.

A frame received via UART starts with the start bit reception, which normally starts with a falling edge. This falling edge will be detected by the external interrupt INTP1 which will generate an interrupt request.



Figure 6 Data Frame for MSB-first transmission/reception

One data frame consists of the following bits.

- Start bit ... 1 bit
- Character bits ... 7 or 8 bits
- Parity bit ... Even parity, odd parity, 0 parity, or no parity
- Stop bit ... 1 or 2 bits

An external interrupt request will only force a STOP mode release if the according interrupt mask flag is enabled.

#### 78K0R/Kx3-L/Ix3 Series





The external interrupt must be initialized for falling edge detection. Due to the fact, that the external interrupt is only used for STOP mode release the necessary interrupt service routine will be empty. Furthermore, the RxD1/INTP1 pin and the TXD1 pin must be initialized in advance.

Standby release

signal

```
//** Port 3 initialization
//***********************
                         void P3Init(void)
{
   // Set port output mode to normal output mode
  POM3_bit0 = 0;
   // Set port latch of TxD1 to 1
   P3_bit.no0 = 1;
   // Set port bit direction of TxD1 to output
  PM3_bit.no0 = 0;
   // Set port input mode to normal input mode
  PIM3_bit1 = 0;
   // Set port bit direction of RxD1/INTP1 to input
  PM3_bit.no1 = 1;
   // Use internal pull-up resistor
  PU3_bit.no1 = 1;
}
//** External Interrupt INTP1 initialization
void INTPlInit(void)
{
   // Enable external interrupt INTP1 for falling edge detection
  EGP0 &= 0xFD;
  EGNO | = 0 \times 02;
  PPR01 = 1;
              // Default priority for INTP1 interrupt
  PPR11 = 1;
  PIF1 = 0;
              // Clear INTP1 interrupt request flag
```

# (D.3) Initialization and UART1 interrupt servicing of the Serial Array Unit

In this example the UART1 is initialized for a baud rate of 9600 Bd, 8 data bits, no parity and 1 stop bit. The data transmission is done by polling the transmit interrupt request flag and the reception is done by receive interrupt servicing.

For setting up the baud rate special care has to be taken on the start bit detection, because the selected clock supply to the Serial Array Unit will influence secure start bit detection on the desired baud rate.

#### Figure 8 UART timing in case of STOP mode release on reception

- (1) Input delay: max 72ns
- (2) Internal oscillator stabilization time: 10.586µs to 14.728µs
- (3) Needed time for start bit detection: min.  $2/f_{MCK}$
- (4) CPU start time from STOP mode release:
   22.4µs to 31.59µs + 3 clocks of f<sub>CLK</sub>



The time for the start bit detection (3) can be shortened by selecting a Serial Array Unit operation clock division for  $f_{MCK}$  (CK0x) as small as possible. This can be done by the according setting in the Serial Clock Select Register (SPS0).

The length of the start bit must be at least the sum of the times as defined by (1) to (3).

#### 78K0R/Kx3-L/Ix3 Series

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SPS0	0	0	0	0	0	0	0	0	PRS	PRS	PRS	PRS	PRS	PRS	PRS	PRS
									013	012	011	010	003	002	001	000
	PRS	PRS	PRS	PRS				Sec	tion of	operatio	n clock	(CK0p)	Note 1			
	0p3	0p2	0p1	0p0			fc	ικ = 2 N	1Hz	fclk=	5 MHz	fclk	= 10 Mł	Ηz	fськ= 20	MHz
	0	0	0	0	fc⊾ĸ		2 M	lHz		5 MHz		10 M	Hz	2	0 MHz	
	0	0	0	1	fc⊾к/2		1 M	lHz		2.5 MH	z	5 MH	Iz	1	10 MHz	
	0	0	1	0	fclк/2²		500	) kHz		1.25 MHz		2.5 N	2.5 MHz		5 MHz	
	0	0	1	1	fc⊾к/2³		250	) kHz		625 kHz		1.25	1.25 MHz		2.5 MHz	
	0	1	0	0	fc⊾к/2⁴		125	5 kHz		313 kHz		625 kHz		1	1.25 MHz	
	0	1	0	1	fc⊾к/2⁵		62.	62.5 kHz		156 kHz		313 kHz		6	25 kHz	
	0	1	1	0	fc⊾κ/2⁵		31.	3 kHz		78.1 kHz		156 k	156 kHz		313 kHz	
	0	1	1	1	fclk/2 <sup>7</sup>		15.	6 kHz		39.1 kHz		78.1	78.1 kHz		156 kHz	
	1	0	0	0	fclk/2 <sup>8</sup>		7.8	1 kHz		19.5 kH	z	39.1	kHz	7	'8.1 kHz	
	1	0	0	1	fclк/2 <sup>9</sup>		3.9	1 kHz		9.77 kH	z	19.5	kHz	з	9.1 kHz	
	1	0	1	0	fclk/2 <sup>10</sup>		1.9	5 kHz		4.88 kH	z	9.77	kHz	1	9.5 kHz	
	1	0	1	1	fcLк/2 <sup>11</sup>	:/211		' Hz		2.44 kH	z	4.88	kHz	9	).77 kHz	
	1	1	1	1	INTTM	02 <sup>Note 2</sup>										
	С	)ther tha	an abov	e	Setting	, prohib	ited									

#### Figure 9 Serial Clock Select Register 0 (SPS0)

Address: F0126H, F0127H (SPS0), F0166H, F0167H (SPS1) After reset: 0000H R/W

Notes 1. When changing the clock selected for fcLK (by changing the system clock control register (CKC) value), do so after having stopped (ST0 = 000FH) the operation of the serial array unit (SAU). When selecting INTTM02 for the operation clock, also stop the timer array unit TAUS (TT0 = 00FFH).

2. SAU can be operated at a fixed division ratio of the subsystem clock, regardless of the fcLk frequency (main system clock, subsystem clock), by setting the TIS02 bit of the TIS0 register of TAUS to 1, selecting fsue/4 for the input clock, and selecting INTTM02 using the SPS0 register. When changing fcLk, however, SAU and TAUS must be stopped as described in Note 1 above.

#### Cautions 1. Be sure to clear bits 15 to 8 to "0".

- 2. After setting the PER0 register to 1, be sure to set the SPS0 register after 4 or more clocks have elapsed.
- Remarks 1. fcLK: CPU/peripheral hardware clock frequency
  - fsue: Subsystem clock frequency
  - 2. p = 0, 1

```
//** Serial Array Unit UART1 initialization
Void UART1Init(void)
{
   // Switch on serial arry unit 0 input clock
   PER0_bit.no2 = 1;
   // If fCLK = Internal high-speed osc. clock (8MHz (max.)
   // fCK10 and fCK11 = fCLK/2^0 = 8MHz (max.) / 1 = 8MHz
   SPS0 = 0x0000; // 00000000000000 = 0000
   // UART mode, start trigger is falling edge of RxD, CKO clock, // Start bit is detected on falling edge of RxD
   SMR02 = 0 \times 0022; // 000000000000100010 = 0 \times 0022
   SMR03 = 0x0122; // 00000010010010 = 0x0122
   // Transmit and Receive Mode only mode,
   // Baud rate: 57600 Bd,
   // Data bits: 8,
   // Parity: No,
   // Stop bits: 1,
   // Transmit LSB first
   SCR02 = 0x8097; // 100000010010111 = 0x8097
SCR03 = 0x4097; // 0100000010010111 = 0x4097
   // SDR[15...9] = INT[1/2 * ( fCLK/(2^SPS[3...0] * Baud rate) - 1 )] * 2
   // SDR[15...9] = INT[1/2 * ( 8MHz/(2^0 * 57600Bd) - 1)] * 2
   // SDR[15...9] = INT[1/2 * ( 8MHz/307200Bd - 1)] * 2
   // SDR[15...9] = INT[1/2 * ( 26.04Hz/Bd - 1)] * 2
   // SDR[15...9] = INT[12.5] * 2 = 12 * 2
   // SDR[15...9] = 24 = 0x18
   SDR02 = 0x8800; // 10001000000000 = 0x8800
   SDR03 = 0x8800; // 10001000000000 = 0x8800
   SOE0 = 0 \times 0004;
   STIF1
           = 1;
                   // Set SAU0 ch-2 UART transmit interrupt request flag
                   // (Transmit path of UART1)
   SRIF1
           = 0;
                   // Clear SAU0 ch-3 UART receive interrupt request flag
                  // (Receive path of UART1)
                  // Clear SAUO ch-3 UART receive error int. request flag
   SREIF1 = 0;
                   // (Receive path of UART1 not used)
   STMK1
           = 1;
                  // Mask SAU0 ch-2 UART transmit interrupt
                   // (Transmit path of UART1 not used)
                  // Unmask SAU0 ch-3 UART receive interrupt
           = 0;
   SRMK1
                   // (Receive path of UART1)
   SREMK1 = 0;
                  // UnMask SAU0 ch-3 UART receive error interrupt
                   // (Receive path of UART1 not used)
   STPR01 = 1;
                  // Default priority for SAU0 ch-2 UART transmit interrupt
                  // (Transmit path of UART1 not used)
   STPR11 = 1;
   SRPR01 = 1;
                  // Default priority for SAU0 ch-3 UART receive interrupt
   SRPR11 = 1;
                  // (Receive path of UART1)
                  // Default priority for
   SREPR01 = 1;
   SREPR11 = 1;
                  // Mask SAU0 ch-3 UART receive error interrupt
```

```
// (Receive path of UART1)
  // Start Serial Array Unit 0 channel 2 and 3 operation
  SS0 = 0x000C; // 00000000001100 = 0x000C
}
//** Serial Array Unit UART1 data transmission
void DataTransmit(void)
{
  while(!STIF1)
                   // Wait for transmission is done
    ;
                   // Reset transmission done interrupt flag
  STIF1=0;
                   // Transmit a byte
  SDR02=TxDData;
}
//** Serial Array Unit UART1 receive interrupt service routine
//#pragma bank = 0 (optional)
#pragma vector = INTSR1_vect
 _interrupt void IsrSR1(void)
{
  RxDData=SDR03;
  RxDDataBuffer[BufferPointer++]=RxDData;
  if((RxDData==0x0D)||(BufferPointer>= sizeof(RxDDataBuffer)))
  {
     BufferPointer=0;
     RecDone=1;
  }
}
//** Serial Array Unit UART1 receive error interrupt service routine
//#pragma bank = 0 (optional)
#pragma vector = INTSRE1_vect
 interrupt void IsrSRE1(void)
  RxDData=SDR03;
                  // Receive a byte
}
```

# (D.4) Main

The internal high-speed oscillation clock of 8MHz is supplied to the CPU and the peripherals. At first the port lines used by the UART1 and the external interrupt INTP1 will be initialized. After this the UART1 and the external interrupt INTP1 it selves will be initialized.

Additionally several port lines will be used to show the chronology of that what happens during STOP mode release by frame reception of the Serial Array Unit in UART mode, in case that the Serial Array Unit operation will not be stopped before entering the STOP mode.

Port12.1 will be used to indicate that CPU operation starts.

The CPU clock will be output at port P14.0 to indicate, when the on-chip oscillator operation starts. Each received string will be retransmitted in order to show, that no data byte is missed.

```
//** Main loop
void main(void)
{
   // Disable all interrupts
   DI();
   // Use on-chip high-speed oscillator fCPU = fIH/2^0 = 8MHz
   CKC = 0 \times 08;
   // Initialize Port 3
   P3Init();
   // Initialize Serial Array Unit
   UART1Init();
   // Initialize External Interrupt INTP1 for falling edge detection
   INTP1Init();
   // Reset reception completion flag
   RecDone = 0;
   // Initialize port to indicate stop mode release
   PM12\_bit.no0 = 0;
   P12_bit.no0 = 0;
   // Output internal high-speed clock
   PM14 bit.no0= 0;
   P14\_bit.no0 = 0;
   CKS0 = 0x80;
   // Endless loop
   while(1)
   {
       // Disable all interrupts
      _DI();
      // Unmask INTP5 interrupt
      PIF5 = 0;
      PMK5 = 0;
       // Reset port bit to indicate that STOP mode will be entered
      P12_bit.no0 = 0;
       // Switch to stop mode
      ____stop();
       // Set port bit to indicate that STOP mode is released
      P12_bit.no0 = 1;
       // Mask INTP5 interrupt
      PMK5
           = 1;
       // Enable all interrupts
```

```
_EI();
// Wait until complete string received
while(!RecDone)
{
    _NOP();
}
// Transmit received string
STIF1 = 1; // Set SAU0 ch-2 UART transmit interrupt request flag
                // (Transmit path of UART1) Used in DataTransmit()
i = 0;
do
{
    TxDData=RxDDataBuffer[i];
    DataTransmit();
   i++;
}while(TxDData!=0x0D);
    ;
STIF1 = 0;
// End of transmission of received string
// Reset reception completion flag
RecDone= 0;
```

}

# (E) Valid Specification

ltem	Date published	Document No.	Document Title
1	October 2008 or later	U19291E	Preliminary User's Manual 78K0R/Kx3-L
2			

# (F) Revision History

ltem	Date published	Document No.	Comment
1	April 2009	U19742EE1V0AN00	1 <sup>st</sup> Release