

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

7542 Group List of Registers

1. Abstract

This documents describes the 7542 Group registers.


2. Introduction

The registers described in this document are applied to the following:

MCU: 7542 Group

3. Register Configuration

The following shows an example of a control register configuration diagram in this application note, and the definitions of the symbols and terms used in the diagram.



*1
 Blank : Set to 0 or 1 according to the application.
 0 : Set to 0.
 1 : Set to 1.
 x : This bit is not used in the specific mode or state. Set to either 0 or 1.
 [Grey Box] : Nothing is assigned.

*2
 0 : 0 after reset
 1 : 1 after reset
 Undefined : Undefined after reset

*3
 RW : Read and Write.
 RO : Read only. When written, the content depends on each bit.
 WO : Write only. When read, the content is undefined.
 - : When read, the content is undefined. When written, the content depends on each bit.

4. List of Registers




Fig. 4.1 Configuration of Port Pi register (i = 0, 2, 3)




Fig. 4.2 Configuration of Port Pi direction register (i = 0, 2, 3)




Fig. 4.3 Configuration of Port P1 register




Fig. 4.4 Configuration of Port P1 direction register




Fig. 4.5 Configuration of Interrupt source set register




Fig. 4.6 Configuration of Interrupt source discrimination register




Fig.4.7 Configuration of Capture register i (low-order)





Fig.4.8 Configuration of Capture register i (high-order)


Compare register (low-order)



- Notes 1: When the selected source timer of each compare channel is stopped, written data to compare register is loaded to the compare latch simultaneously.
- 2: Do not write the same value to both compare latch x0 and x1 (x = 0, 1, 2, 3).
- 3: When the setting value of the compare latch is larger than the timer setting value, no compare match signal is generated. This allows the output waveform to be fixed to "L" or "H" level. However, when the setting value of another compare latch is smaller than the timer setting value, the compare match signal is generated so that the compare match interrupt occurs.

Fig.4.9 Configuration of Compare register (low-order)

Compare register (high-order)



- Notes 1: When the selected source timer of each compare channel is stopped, written data to compare register is loaded to the compare latch simultaneously.
- 2: Do not write the same value to compare latch x0 and x1 (x = 0, 1, 2, 3).
- 3: When the setting value of the compare latch is larger than the timer setting value, no compare match signal is generated. This allows the output waveform to be fixed to "L" or "H" level. However, when the setting value of another compare latch is smaller than the timer setting value, the compare match signal is generated so that the compare match interrupt occurs.

Fig.4.10 Configuration of Compare register (high-order)




Fig. 4.11 Configuration of Capture/compare register R/W pointer




Fig. 4.12 Configuration of Capture software trigger register

Compare register re-load register



Compare register re-load register (CMPR)


[Address 14h]

b	Name	Function	After Reset	RW
0	Compare latch 00, 01 re-load bit	0: Re-load disabled 1: Re-load at next underflow	0	RW
1	Compare latch 10, 11 re-load bit	0: Re-load disabled 1: Re-load at next underflow	0	RW
2	Compare latch 20, 21 re-load bit	0: Re-load disabled 1: Re-load at next underflow	0	RW
3	Compare latch 30, 31 re-load bit	0: Re-load disabled 1: Re-load at next underflow	0	RW
4	When read, the content is 0. If necessary, set to 0.		0	RO
5			0	RO
6			0	RO
7			0	RO

Note: When 1 is set to the compare latch y re-load bit, the value set in the compare register is loaded to the compare latch corresponding to each channel at the next timer underflow (y = 00, 01, 10, 11, 20, 21, 30, 31).

Fig. 4.13 Configuration of Compare register re-load register

Port P0P3 drive capacity control register



Port P0P3 drive capacity control register (DCCR)

[Address 15h]

b	Name	Function	After Reset	RW
0	Port P0 ₀ drive capacity bit	0: Low 1: High	0	RW
1	Port P0 ₁ , P0 ₂ drive capacity	0: Low 1: High	0	RW
2	Port P0 ₃ -P0 ₇ drive capacity	0: Low 1: High	0	RW
3	Port P3 ₀ drive capacity bit	0: Low 1: High	0	RW
4	Port P3 ₁ , P3 ₂ drive capacity	0: Low 1: High	0	RW
5	Port P3 ₃ drive capacity bit	0: Low 1: High	0	RW
6	Port P3 ₄ , P3 ₅ drive capacity	0: Low 1: High	0	RW
7	Port P3 ₆ , P3 ₇ drive capacity	0: Low 1: High	0	RW

Notes 1: The maximum number of available ports (drive capacity: High) is eight.
2: The P3₅ and P3₆ functions are not available in the 32-pin version.

Fig. 4.14 Configuration of Port P0P3 drive capacity control register




Fig. 4.15 Configuration of Pull-up control register





Fig. 4.16 Configuration of Port P1P3 control register

Transmit buffer register 1



b	Function	After Reset	RW
0	The transmission data is written to this buffer register.	Undefined	WO
1	Write transmission data to this register.	Undefined	WO
2		Undefined	WO
3		Undefined	WO
4		Undefined	WO
5		Undefined	WO
6		Undefined	WO
7		Undefined	WO

Note: This register is assigned to the same address as the receive buffer register. Unreadable.

Receive buffer register 1



b	Function	After Reset	RW
0	The receive data is read from this buffer register.	Undefined	RO
1	Read receive data from this register.	Undefined	RO
2		Undefined	RO
3		Undefined	RO
4		Undefined	RO
5		Undefined	RO
6		Undefined	RO
7		Undefined	RO

Note: This register is assigned to the same address as the transmit buffer register. Unwritable.

Fig.4.17 Configuration of Transmit buffer register 1/Receive buffer register 1




Fig. 4.18 Configuration of Serial I/O1 status register




Fig. 4.19 Configuration of Serial I/O1 control register




Fig. 4.20 Configuration of UART1 control register




Fig.4.21 Configuration of Baud rate generator 1




Fig.4.22 Configuration of Timer A, B mode register




Fig.4.23 Configuration of Capture/Compare port register




Fig.4.24 Configuration of Timer source selection register




Fig.4.25 Configuration of Capture mode register




Fig.4.26 Configuration of Compare output mode register




Fig.4.27 Configuration of Capture/Compare status register




Fig.4.28 Configuration of Compare interrupt source register

Timer A high-order register, Timer A low-order register




Fig.4.29 Configuration of Timer A high-order register, Timer A low-order register

Timer B high-order register, Timer B low-order register




Fig.4.30 Configuration of Timer B high-order register, Timer B low-order register

Prescaler 1




Fig.4.31 Configuration of Prescaler 1




Fig.4.32 Configuration of Timer 1 register




Fig.4.33 Configuration of Timer count source set register




Fig.4.34 Configuration of Timer X mode register

Table 4.2 CNTR₀ active edge switch bit function

Timer X operation mode	Set value	Timer function selection	CNTR ₀ interrupt request occurrence source
Timer mode	0	—	CNTR ₀ input signal falling edge (no influence on timer count)
	1	—	CNTR ₀ input signal rising edge (no influence on timer count)
Pulse output mode	0	Pulse output start from "H"	Output signal falling edge
	1	Pulse output start from "L"	Output signal rising edge
Event counter mode	0	Count at rising edge	Input signal falling edge
	1	Count at falling edge	Input signal rising edge
Pulse width measurement mode	0	Measure "H" pulse width	Input signal falling edge
	1	Measure "L" pulse width	Input signal rising edge




Fig.4.35 Configuration of Prescaler X





Fig.4.36 Configuration of Timer X register

Transmit buffer register 2



b	Function	After reset	RW
0	The transmission data is written to this buffer register.	Undefined	WO
1	Write transmission data to this register.	Undefined	WO
2		Undefined	WO
3		Undefined	WO
4		Undefined	WO
5		Undefined	WO
6		Undefined	WO
7		Undefined	WO

Note: This register is assigned to the same address as the receive buffer register. Unreadable.

Receive buffer register 2



b	Function	After Reset	RW
0	The receive data is read from this buffer register.	Undefined	RO
1	Read receive data from this register.	Undefined	RO
2		Undefined	RO
3		Undefined	RO
4		Undefined	RO
5		Undefined	RO
6		Undefined	RO
7		Undefined	RO

Note: This register is assigned to the same address as the receive buffer register. Unwritable.

Fig.4.37 Configuration of Transmit buffer register 2/Receive buffer register 2




Fig.4.38 Configuration of Serial I/O2 status register




Fig.4.39 Configuration of Serial I/O2 control register




Fig.4.40 Configuration of UART2 control register




Fig.4.41 Configuration of Baud rate generator 2




Fig.4.42 Configuration of A/D control register




Fig.4.43 Configuration of A/D conversion low-order register




Fig.4.44 Configuration of A/D conversion high-order register




Fig.4.45 Configuration of On-chip oscillation division ratio selection register




Fig.4.46 Configuration of MISRG

Watchdog timer control register

b7 b6 b5 b4 b3 b2 b1 b0



Watchdog timer control register (WDTCON)

[Address 39h]

b	Name	Function	After Reset	RW
0	Watchdog timer H		1	RO
1	(read only for high-order 6-bit)		1	RO
2			1	RO
3			1	RO
4			1	RO
5			1	RO
6	STP instruction function selection bit (Note 1)	0: Enter to stop mode at STP instruction execution 1: Internal reset at STP instruction execution	0	RW
7	Watchdog timer H count source selection bit (Note 2)	0: Watchdog timer L underflow 1: f(X _{IN})/16	0	RW

Notes 1: This bit can be written to only once after releasing reset. After writing, a write to this bit is disabled because it is locked.

2: The watchdog timer is set to FFFFh by writing to this register.

Fig.4.47 Configuration of Watchdog timer control register




Fig.4.48 Configuration of Interrupt edge selection register




Fig.4.49 Configuration of CPU mode register




Fig.4.50 Configuration of Interrupt request register 1




Fig.4.51 Configuration of Interrupt request register 2




Fig.4.52 Configuration of Interrupt control register 1




Fig.4.53 Configuration of Interrupt request register 2

Flash memory control register 0

b7 b6 b5 b4 b3 b2 b1 b0



Flash memory control register 0 (FMCR0)

[Address 0FE0h]

b	Name	Function	After Reset	RW
0	RY/BY status flag	0: Busy (being written or erased) 1: Ready	1	RW
1	CPU rewrite mode select bit	0: CPU rewrite mode disabled 1: CPU rewrite mode enabled	0	RW
2	8KB user block E/W mode	0: E/W disabled 1: E/W enabled	0	RW
3	Flash memory reset bit (Note 4)	0: Normal operation 1: Reset	0	RW
4	When read, the content is 0. If necessary, set to 0. Do not set to 1.		0	RW
5	User ROM area select bit	0: Boot ROM area is accessed 1: User ROM area is accessed	0	RW
6	Program status flag	0: Pass 1: Error	0	RW
7	Erase status flag	0: Pass 1: Error	0	RW

- Notes 1: To set 1 to this bit, write 1 immediately after writing 0.
To set 0 to this bit, write 0 only .
- 2: This bit can be written to only when the CPU rewrite mode select bit is set to 1.
- 3: This bit is enabled only when the CPU rewrite mode select bit is set to 1.
Fix this bit to 0 when the CPU rewrite mode select bit is set to 0.
- 4: Write to this bit by a program on RAM.

Fig.4.54 Configuration of Flash memory control register 0

Flash memory control register 1

b7 b6 b5 b4 b3 b2 b1 b0



Flash memory control register 1 (FMCR1)

[Address 0FE1h]


b	Name	Function	After Reset	RW
0	Erase Suspend enable bit (Notes 1)	0: Suspend disabled 1: Suspend enabled	0	RW
1	Erase Suspend request bit (Notes 2)	0: Erase restart (no request) 1: Suspend request (requested)	0	RW
2	When read, the content is undefined. If necessary, set to 0.		0	RO
3			0	RO
4			0	RO
5			0	RO
6	Erase Suspend flag	0: Erase active 1: Erase inactive (erase suspend mode)	1	RO
7	When read, the content is 0. If necessary, set to 0. Do not set to 1.		0	RW

- Notes 1: To set 1 to this bit, write 1 immediately after writing 0.
To set 0 to this bit, write 0 only .
- 2: This bit is enabled only when the suspend enable bit is set to 1.

Fig.4.55 Configuration of Flash memory control register 1

Flash memory control register 2

b7 b6 b5 b4 b3 b2 b1 b0



Flash memory control register 2 (FMCR2)

[Address 0FE2h]

b	Name	Function	After Reset	RW
0		When read, the content is 1. If necessary, set to 1.	1	RO
1		When read, the content is undefined. If necessary, set to 0.	0	RO
2			0	RO
3			0	RO
4	All user block E/W enable bit (Notes 1, 2)	0: E/W disabled 1: E/W enabled	0	RW
5		When read, the content is undefined. If necessary, set to 0.	0	RO
6			0	RO
7			0	RO

Notes 1: To set 1 to this bit, write 1 immediately after writing 0.

To set 0 to this bit, write 0 only .

2: This bit can be written to only when the CPU rewrite mode select bit is set to 1.

Fig.4.56 Configuration of Flash memory control register 2

5. Reference Documents

Datasheet

7542 Group Datasheet

The latest version can be downloaded from the Renesas Technology website.

Technical Update/Technical News

The latest information can be downloaded from the Renesas Technology website.

Website and Support

Renesas Technology Corporation website

<http://www.renesas.com/>

Inquiries

<http://www.renesas.com/inquiry>

csc@renesas.com

Revision History

Rev.	Date	Description	
		Page	Summary
1.00	Nov 18, 2004	—	First edition issued
2.00	Jul 01, 2005	23	Fig. 4.40 UART2 control register: Bit 4 revised
3.00	Feb 20, 2007	2	Fig. 4.1 Port Pi register: Note revised
		3	Fig. 4.3 Port P1 register: Revised
		4	Fig. 4.6 Interrupt source discrimination register: Revised
		7	Fig. 4.12 Capture software trigger register: Note revised
		10	Fig.4.17 Receive buffer register: Note revised
		13	Fig. 4.23 Capture/Compare port register: Bit 7 revised
		14	Fig. 4.24 Timer source selection register: Notes revised
		17	Fig. 4.29 Timer A high-order register, Timer A low-order register: Revised
			Fig. 4.31 Prescaler 1: Revised
		18	Fig. 4.32 Timer 1 register: Revised
		20	Fig.4.35 Prescaler X: Revised
			Fig. 4.36 Timer X register: Revised
		22	Fig. 4.38 Serial I/O2 status register: Bit 7 revised
		26	Fig. 4.47 Watchdog timer register : Bit 6 revised
29	Fig. 4.53 Interrupt request register 2 : Bit 7 revised		
30	Fig. 4.55 Flash memory control register 1: Bits 2 to 5 revised		
31	Fig. 4.56 Flash memory control register 2: Bits 1 to 3, 5 to 7 revised		

Notes regarding these materials

1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (<http://www.renesas.com>)
5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
 - (1) artificial life support devices or systems
 - (2) surgical implantations
 - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
 - (4) any other purposes that pose a direct threat to human life

Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.
9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

© 2007. Renesas Technology Corp., All rights reserved.