

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

38D2 Group

Timer X Operation (IGBT Output Mode: IGBT Control Signal Output)

1. Abstract

The following article introduces and shows an example of how to use the Timer X Operation (IGBT Output Mode: IGBT Control Signal Output) on the 38D2 Group device.

2. Introduction

The application explained in this document applies to the following MCU and parameter(s):

Applicable MCU: 38D2 Group

Oscillation frequency: 8 MHz

This sample program may include operations of unused bit functions for the convenience of the SFR bit layout.
Set the values according to the user system operating parameters.

3. Explanation of IGBT Control Signal Output

3.1 Description of IGBT Output Mode

The 38D2 Group MCU has IGBT output mode as one of the functions of Timer X (16-bit timer). In IGBT output mode, IGBT control signal is output from the TXOUT1 pin according to the timer X count value. When no trigger is input from INT0 pin, the period and the duty of IGBT control signal are determined by the timer X and the compare register 1 and the period does not change. When a trigger is input from the INT0 pin, the period and the duty of IGBT control signal are determined by the timer X, the compare register 1, and the trigger input from INT0 pin and the period changes.

When the timer X output 1 edge switch bit (bit 5 at the timer X control register 1, address 002Eh) is set to 0 and start at “L” output is selected, the MCU operates as follows:

After the timer X count starts, “H” (Note) is output from the TXOUT1 pin by the trigger input from INT0 pin or the timer X underflow. (“L” (Note) is output until a trigger is input from the TXOUT1 pin or the timer X underflows in the first period after the timer X counts starts). When the timer X count value and the value of the compare register 1 are equal, “L” (Note) is output. The trigger input from INT0 pin is valid while “L” (Note) is output from the TXOUT1 pin. As for trigger input, the following options are available.

- Active edge (falling or raising)
- Sampling clock of the noise filter (determined as a valid signal when the level has corresponded four times continuously in the sampling clock)
- Four types of delay time

When the timer X output 1 control bit or the timer X output 2 control bit (bit 3 or 4 at the timer X control register 1) is set to 1, the timer X count stop bit (bit 6 at the timer X mode register, address 002Dh) becomes 1 by input from INT1 or INT2 pin and the timer X stops counting. Then, output from TXOUT1 pin can be fixed to “L” (Note). The active edge (falling or rising) can be selected for each input from INT1 and INT2 pin.

After timer X count starts, the previous set value of the compare register 1 is valid until a trigger is input from INT0 pin or timer X underflows. However, “L” is output regardless of the set value of compare registers in the first period after the timer X count starts.

When using IGBT output mode, confirm the following points. (Also refer to section 4, Notes on timer X: IGBT output mode of this document).

- Set the port direction register shared with the INT0 pin to input mode and the port direction register shared with TXOUT1 pin to output mode.
- When using the TXOUT1 pin switching to port output, the port latch value may be changed by the read modify write instructions to the port P3 register.
- The port shared with TXOUT1 pin (P35) becomes input mode at reset. Therefore, stabilize the level externally by using pull-down resistor or pull-up resistor and so on.
- Set the timer X register (expansion) to “00h”.

Note. When the timer X output 1 edge switch bit is set to 1, this level is inverted.

3.2 IGBT Control Signal Output

- Outline:
- IGBT control signal of 20 μs period and five μs "H" width is output, starting from "L" output. (Active level for IGBT is "H")
 - When a trigger signal ("H" \rightarrow "L") is input to the INT0 pin during "L" output, the output level becomes "H" and the timer X restarts from the setting of the timer X latch value.

Specifications:

- Select $f(\text{XIN}) = 8 \text{ MHz}$ (One count 125 ns) as the timer X count source.
- The initial value of the timer X is 159 and the timer X underflow period is 20 μs .
- The set value of the compare register is 120 and "L" width is 15 μs when there is no trigger input from the INT0 pin. Therefore, the "H" width becomes 5 μs .
- Select $f(\text{XIN})/2$ for the noise filter sampling clock and "no delay" as an external trigger delay time.
- The active edge for the INT0 input signal is the falling edge.

Figure 3.1 shows the Connection Diagram of Timer and Frequency Division Ratio, Figure 3.2 shows the TXOUT1 Output Waveform, Figure 3.3 and 3.4 show the Relevant Register Settings, and Figure 3.5 shows the Control Procedure.




Figure 3.1 Connection Diagram of Timer and Frequency Division Ratio




Figure 3.2 TXOUT1 Output Waveform




Figure 3.3 Relevant Register Settings (1)




Figure 3.4 Relevant Register Settings (2)




Figure 3.5 Control Procedure

4. Notes on Timer X (IGBT Output Mode)

(1) Write order of the timer X

In IGBT output mode, do not write 1 to the timer X register (expansion). When 1 is already written to the timer X register (expansion), make sure to write 0 to the register before using. The write order to registers is the compare registers 1 to 3 (high-order and low-order) first, followed by the timer X register (expansion), the timer X register (low-order) and the timer X register (high-order). There is no specific write order for high-order and low-order of compare registers 1 to 3. Make sure to write data to both high-order and low-order of compare registers 1 to 3 and timer X registers.

(2) Read order of the timer X

The read order of the timer X is common in all mode, which is the timer X register (expansion) first, followed by the timer X register (high-order) and timer X register (low-order). When reading the timer X register (expansion) is not necessary, the read order is the timer X register (high-order) first and then the timer X register (low-order). There is no specific read order for the compare registers 1 to 3.

Write and read operations to the timer X registers should be performed in 16-bit units. If write/read operation is aborted, the normal operation can not be performed.

(3) Writing to the timer X

One of two options (simultaneous writing to both the timer and the timer latch or writing to the timer latch only) can be selected at the timer X write control bit (b3) of the timer X mode register (address: 002Dh). When selecting writing to the latch only, a value is set to the timer latch after writing a value to the address of the timer X and timer is updated at the next underflow. After reset is released, the timer X write control bit becomes 1 (simultaneous writing to both the timer and the timer latch) and when a value is written to the address of timer X, the value is set to both timer and timer latch at the same time. Even when selecting writing to the timer latch only, writing to high order latch and an underflow occurs almost at the same timing, the value is set to the timer and the timer latch simultaneously. At this time, count may be stopped during writing operation to the high-order timer latch. (Refer to Section 5. "Notes on Timer Count Stop When Writing to the Timer Latch Only" in this document).

Do not switch the timer count source during timer count operation. Switch timer count source only after count operation is stopped.

(4) Setting of the timer X mode register

Make sure to set the write control bit of the timer X mode register to 1 (writing to the latch only) in IGBT output mode.

(5) Timer X output control function

When using the timer X output control function (INT1, INT2) at setting IGBT output mode, set INT1, INT2 to "H" when active at the falling edge is selected and "L" when active at the rising edge is selected before switching to IGBT output mode.

(6) Port P35 latch

When reading the port P3 while waveform is output from the TXOUT1 pin in IGBT mode, the pin state (level) is read. When executing read modify write instructions at this time, the pin state (level) is reflected to the port latch and the value at the bit 5 may be changed. Then, if the P35/TXOUT1 pin is switched from timer X output to I/O port (output mode) after this, the unexpected level may be output due to the changed value. Therefore, when switching, set a given value to the port latch first.

Read modify write instruction: Read one-byte of data from memory, modify the data, and write the data back to the original memory. CLB, SEB, ASL, LSR, ROL, ROR, RRF, DEC, INC, COM

(7) When 0000h is set to the compare register 1 (Previous value: other than 0000h)

“H” signal is output for one period at the following period after writing data to the timer X and the compare register 1. Then, “L” signal is output while the timer X counts down “3FFFFh” and this operation is repeated.
(The timer X output 1 edge switch bit is set to 0: When “L” output start and no INT0 trigger input)

Figure 4.1 shows the Example of IGBT Control Signal Output When 0000h is set to Compare Register 1 (Previous value: Other Than 0000h)




Figure 4.1 Example of IGBT Control Signal Output When 0000h is set to Compare Register 1 (Previous value: Other Than 0000h)

(8) When setting the same values to the timer X and the compare register 1

TXOUT1 output becomes “H” at the underflow immediately after writing values to the timer and the compare register 1. Then, the timer X value is reloaded and corresponds with the value of the compare register 1 and TXOUT1 output becomes “L”. The width of “H” at this time is one count of the timer X count source. (The timer X output 1 polarity switch bit is set to 0: When starting from “L” output start and no INT0 trigger input)

Figure 4.2 shows the Example of IGBT Control Signal Output When Same Value is set to Timer X and Compare Register 1.




Figure 4.2 Example of IGBT Control Signal Output When Same Value is set to Timer X and Compare Register 1

(9) Time between trigger input to INT0 pin and invert of TXOUT1 output waveform polarity

In IGBT output mode, a trigger input from the INT0 pin is valid only while the opposite polarity level from the active level is output. (When “H” is active in IGBT, the trigger input is valid only while the TXOUT1 output level is held “L”). The TXOUT1 output level is switched to the active level by valid trigger input from the INT0 pin. (When “H” is active in IGBT, the output level of TXOUT1 is switched to “H”). At this time, time difference is generated between the input of the valid edge of INT0 signal and the polarity invert to the active level. This time difference is caused by level determination time with the noise filter (determine whether the signals become the same level for continuous four times) and delay time by the delay circuit.

The sampling clock of the noise filter can be selected by the noise filter sampling clock selection bit (bit 0 at the timer X control register 1). Delay time by the delay circuit can be set by the external trigger delay time selection bits (bit 2 and 1 at the timer X control register 1).

Figure 4.3 shows the Example of IGBT Control Signal Output of TXOUT1 Pin by Trigger Input to INT0 pin.




Figure 4.3 Example of IGBT Control Signal Output of TxOUT1 Pin by Trigger Input to INT0 pin

5. Notes on Timer Count Stop When Writing to Timer Latch Only

The timer X operates as follows when the write operation to the timer latch (Note) and the timer X underflow occur almost simultaneously while selecting writing to the timer latch only.

- When timer count source \leq internal system clock ϕ
The timer does not stop count operation and starts counting with the new timer value.
- When timer count source $>$ internal system clock ϕ
The timer stops count operation for one cycle of the system clock at maximum. When write operation (internal system clock ϕ) is complete, the timer starts counting with the new timer value.

Note: The timer latch indicates the timer latch for the timer 2, 3, or 4 and the high-order timer latch for timer X or Y

6. Sample Programming Code

Download a sample program from the Renesas Technology website.

To download, click “Application Notes” in the left side menu on the page of the 38D2 Group.

7. Reference Document

Datasheet

38D2 Group Data sheet

Download the latest version from the Renesas Technology website.

Technical News/Technical Update

Download the latest information from the Renesas Technology website.

Website and Support

Renesas Technology website
<http://www.renesas.com>

Inquiries
<http://www.renesas.com/inquiry>
csc@renesas.com

REVISION HISTORY	38D2 Group Timer X Operation (IGBT Output Mode: IGBT Control Signal Output)
------------------	---

Rev.	Date	Description	
		Page	Summary
1.00	Feb 9, 2007	–	First Edition issued

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.