Introduction

This application note describes the functions that relate to lowering the power supply current of the V850ES/Jx3-L. Readers should use the information in this document to understand the features of this product’s power supply current and the functions used to reduce it, and apply this knowledge to reduce the power supply current of their application system.

Target Devices

V850ES/JC3-L
• μPD70F3797
• μPD70F3798
• μPD70F3799
• μPD70F3800
• μPD70F3801
• μPD70F3802
• μPD70F3803
• μPD70F3804
• μPD70F3838
• μPD70F3839

V850ES/JE3-L
• μPD70F3805
• μPD70F3806
• μPD70F3807
• μPD70F3808
• μPD70F3840

V850ES/JF3-L
• μPD70F3735
• μPD70F3736

V850ES/JG3-L
• μPD70F3737
• μPD70F3738
• μPD70F3792
• μPD70F3793
• μPD70F3841
• μPD70F3842

Contents

CHAPTER 1 OVERVIEW .................................................................3
1.1 Introduction .................................................................3
1.2 Power Supply Current Data ............................................3

CHAPTER 2 FEATURES OF V850ES/Jx3-L POWER SUPPLY CURRENT ..4
2.1 Processing Performance and Power Consumption ..............4
2.2 Operating Frequency and Power Supply Current ...............5
2.3 Operating Ambient Temperature and Power Supply Current ....6
2.4 Power Supply Voltage and Power Supply Current ...............7

CHAPTER 3 FUNCTIONS USED TO REDUCE POWER SUPPLY CURRENT .........................................................8
3.1 Clock Control .................................................................8
3.1.1 CPU clock selection .................................................10
3.1.2 PLL function ...........................................................12
3.1.3 Internal oscillator ....................................................15
3.1.4 Function to supply/stop clock to peripheral functions .........16
3.2 Standby Function ..........................................................18
3.2.1 Types of operating and standby modes .........................18
3.3 A/D Converter .............................................................20
3.4 Watch Timer Function and Timer M ..................................21

APPENDIX A Power Supply Current Characteristics .........................23
A.1 Operating Frequency vs. Power Supply Current Characteristics (in Normal Operation Mode) .................................23
A.2 Operating Ambient Temperature vs. Power Supply Current Characteristics ..........................................................27
A.3 Power Supply Voltage vs. Power Supply Current Characteristics ..........................................................34
INTRODUCTION

Target readers
This Application Note is intended for users who understand the functions of the V850ES/Jx3-L and who will use this product to design application systems.

Purpose
The purpose of this application note is to help users understand how to reduce the power supply current of the V850ES/Jx3-L.

Organization
This document consists of the following main sections.
- Overview
- Features of V850ES/Jx3-L power supply current
- Functions used to reduce power supply current

How to read this document
It is assumed that the reader of this document has general knowledge in the fields of electrical engineering, logic circuits, and microcontrollers.

To obtain an overview of the functions of the V850ES/Jx3-L:
→ Read this manual in the order of the Contents.

To understand the features of the power supply current in the V850ES/Jx3-L:
→ See CHAPTER 2 FEATURES OF V850ES/Jx3-L POWER SUPPLY CURRENT.

To understand the functions used to reduce the power supply current:
→ See CHAPTER 3 FUNCTIONS USED TO REDUCE POWER SUPPLY CURRENT.

To learn more about the V850ES/Jx3-L’s hardware functions:
→ See the hardware user’s manual of each V850ES/Jx3-L product.

Conventions
Data significance: Higher digits on the left and lower digits on the right
Active low representation: xxx (overscore over pin or signal name)
Note: Footnote for item marked with Note in the text
Caution: Information requiring particular attention
Remark: Supplementary information
Numerical representation: Binary..................xxxx or xxxxB
Decimal...................xxxx
Hexadecimal ......xxxxH

Related documents
The related documents indicated in this publication may include preliminary versions.
However, preliminary versions are not marked as such.

Documents related to V850ES/Jx3-L

<table>
<thead>
<tr>
<th>Document Name</th>
<th>Document Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>V850ES Architecture Hardware User's Manual</td>
<td>U15943EJ</td>
</tr>
<tr>
<td>V850ES/JG3-L Hardware User’s Manual</td>
<td>R01UH0165EJ</td>
</tr>
<tr>
<td>V850ES/JF3-L Hardware User's Manual</td>
<td>R01UH0017EJ</td>
</tr>
</tbody>
</table>
CHAPTER 1 OVERVIEW

1.1 Introduction

This application note describes the functions that relate to lowering the power supply current of the V850ES/Jx3-L. The features of the power supply current are explained in chapter 2, and the functions used to reduce the power supply current are described in chapter 3.

It is hoped that by understanding the features of the V850ES/Jx3-L’s power supply current and the functions used to reduce it, the reader will be able to apply this knowledge to reduce the power supply current of their own application systems.

1.2 Power Supply Current Data

The graphs and values used to express the power supply current in this document are actual values measured using specific samples. These values are not guaranteed. Also, be aware that power supply current characteristics may differ due to product variations. For guaranteed power supply current values, see the electrical specifications section of the hardware user’s manual of each V850ES/Jx3-L product.

Remark
V850ES/JF3-L Hardware User's Manual R01UH0017EJ
V850ES/JG3-L Hardware User's Manual R01UH0165EJ
CHAPTER 2 FEATURES OF V850ES/Jx3-L POWER SUPPLY CURRENT

This chapter explains the features of the power supply current in the V850ES/Jx3-L.

2.1 Processing Performance and Power Consumption

The V850ES/Jx3-L has the processing performance of a 32-bit microcontroller, but with the power efficiency of a 16-bit microcontroller. The V850ES/Jx3-L realizes a performance of 38MIPS at 20 MHz operation in the Dhrystone 2.1 benchmark program. This is about 1.4 times or more the level of rival 32-bit microcontrollers that operate with the same frequency (see Figure 2-1).

Figure 2-1. Processing Performance [Dhrystone 2.1]

![Graph showing processing performance comparison]

The V850ES/Jx3-L consumes less than about 70% of the power consumed by the rival 32-bit microcontrollers per MIPS (see Figure 2-2).

Figure 2-2. Power Consumption per MIPS [Dhrystone 2.1]

![Graph showing power consumption comparison]

Remarks 1. Power supply voltage: 3.3 V  
2. Power supply current: Value in the Dhrystone 2.1 program  
3. MIPS: Million instructions per second  
4. A 64-pin product with 256 KB flash memory was used for comparison.
2.2 Operating Frequency and Power Supply Current

When comparing the power of microcontrollers, it is insufficient to simply compare operating frequency vs. current value. This is because the operating frequency used by the microcontroller is determined based on the processing execution time. For example, in the case of a certain microcontroller that must execute processing at 20 MHz in order to satisfy the allowable execution time, it may be possible to satisfy the allowable execution time with a microcontroller operating at 10 MHz if that microcontroller has double the processing performance of the original microcontroller.

The general rule in microcontrollers is that the power supply current increases in proportion to the operating frequency. Therefore, if the operating frequency can be lowered, and the same operations can be executed using a low frequency, the power consumption will also be reduced proportionately. For example, the V850ES/Jx3-L has a processing performance of 30MIPS (Dhrystone 2.1) even when operating at 16 MHz. This is the same performance as rival 32-bit microcontrollers operating at 24 MHz. The power supply current in this case is about 6.9 mA.

Figure 2-3 shows the relationship between the operating frequency and the power supply current of the V850ES/Jx3-L.

**Figure 2-3. Relationship Between Operating Frequency and Power Supply Current**

![Graph showing the relationship between operating frequency and power supply current.](image)

**Remark** The power supply current is the value under conditions of $V_{DD} = EV_{DD} = 3.3$ V and $T_A = 25^\circ$C, with all peripheral functions stopped, and when all instructions are executed repeatedly.
2.3 Operating Ambient Temperature and Power Supply Current

The typical (TYP) power supply current value in the electrical specifications is the value when the operating ambient temperature (TA) is 25°C. The power supply current will change in accordance with the operating ambient temperature (TA). In modes such as STOP mode especially, the power supply current increases in greater proportion as the operating ambient temperature reaches the high-temperature zone. One effective way to reduce power supply current, therefore, is to restrict the temperature range in which the application system is used.

Figures 2-4 and 2-5 show the relationship between the operating ambient temperature and power supply current in normal operation mode and low-voltage STOP mode, respectively.

**Figure 2-4. Relationship Between Operating Ambient Temperature and Power Supply Current (V850ES/JE3-L in Normal Operation Mode)**

![Graph showing the relationship between operating ambient temperature and power supply current for normal operation mode.](image)

**Remark**
The power supply current is the value under conditions of VDD = EVDD = 3.3 V and TA = 25°C, with all peripheral functions stopped, and when all instructions are executed repeatedly.

**Figure 2-5. Relationship Between Operating Ambient Temperature and Power Supply Current (V850ES/JE3-L in Low-Voltage STOP Mode)**

![Graph showing the relationship between operating ambient temperature and power supply current for low-voltage STOP mode.](image)

**Remark**
The power supply current is the value under conditions of VDD = EVDD = 3.3 V, with all peripheral functions stopped, and when the subclock is not being used.
2.4 Power Supply Voltage and Power Supply Current

The V850ES/Jx3-L has an on-chip regulator that operates the internal circuits on a constant voltage. This regulator supplies a stepped down voltage (about 2.5 V; stepped down from the VDD power supply voltage) to the oscillator block and internal logic circuits (except for the A/D converter, D/A converter, and output buffers).

Because the regulator is incorporated on the chip, its current consumption has almost no effect on the VDD power supply voltage.

Figures 2-6 and 2-7 show the relationship between the power supply voltage and power supply current at 20 MHz operation and in low-voltage mode, respectively.

**Figure 2-6. Relationship Between Power Supply Voltage and Power Supply Current at 20 MHz Operation (V850ES/JE3-L)**

![Power supply voltage and current graph at 20 MHz](image)

**Remark** The power supply current is the value under conditions of $T_A = 25^\circ C$, with all peripheral functions stopped, and when all instructions are executed repeatedly in normal operation mode.

**Figure 2-7. Relationship Between Power Supply Voltage and Power Supply Current in Low-Voltage Mode (V850ES/JE3-L)**

![Power supply voltage and current graph in low-voltage mode](image)

**Remark** The power supply current is the value under conditions of $T_A = 25^\circ C$, with all peripheral functions stopped. In low-voltage STOP mode, this is the value when the subclock is not being used.
CHAPTER 3  FUNCTIONS USED TO REDUCE POWER SUPPLY CURRENT

This chapter describes the functions used in the V850ES/Jx3-L to reduce power supply current.

3.1 Clock Control

The power supply current can be reduced by selecting the ideal clock and stopping unnecessary clocks and functions. The clock generator used in the V850ES/Jx3-L is shown below.

**Figure 3-1. Clock Generator (1/2)**

**Notes 1.** This is the circuit used in the \textit{\textmu PD70F3735, \textmu PD70F3736, \textmu PD70F3737, \textmu PD70F3738, \textmu PD70F3797, \textmu PD70F3798, \textmu PD70F3799, \textmu PD70F3800, \textmu PD70F3801, \textmu PD70F3802, \textmu PD70F3803, \textmu PD70F3804, \textmu PD70F3838, \textmu PD70F3839, \textmu PD70F3805, \textmu PD70F3806, \textmu PD70F3807, \textmu PD70F3808, and \textmu PD70F3840.}

2. If watchdog timer 2 overflows during the oscillation stabilization period, the internal oscillation clock is selected.

**Remark**
- \(f_X\): Main clock oscillation frequency
- \(f_{XX}\): Main clock frequency
- \(f_{CLK}\): Internal system clock frequency
- \(f_{XT}\): Subclock frequency
- \(f_{CPU}\): CPU clock frequency
- \(f_R\): Internal oscillation clock frequency

**Notes 2.**
Figure 3-1. Clock Generator (2/2)注1

Notes 1. This is the circuit used in the \(\mu\)PD70F3792, \(\mu\)PD70F3793, \(\mu\)PD70F3841, and \(\mu\)PD70F3842.

2. If watchdog timer 2 overflows during the oscillation stabilization period, the internal oscillation clock is selected.

Remark \(f_x\): Main clock oscillation frequency
\(f_{xx}\): Main clock frequency
\(f_{CLK}\): Internal system clock frequency
\(f_T\): Subclock frequency
\(f_{CPU}\): CPU clock frequency
\(f_R\): Internal oscillation clock frequency
3.1.1 CPU clock selection

A clock with a selectable divided main clock frequency (fXX) can be used as the CPU clock (fCPU) without changing the frequency of the on-chip peripheral function clock. Selecting a divided clock is effective in reducing the power supply current.

(1) Function details

A clock with a divided main clock frequency (fXX) can be used as the CPU clock (fCPU) and internal system clock (fCLK) by setting the CK3 to CK0 bits of the PCC register. The clock at this time has no effect on the peripheral clock supplied via prescaler 1, enabling the power supply current to be reduced without re-setting the on-chip peripheral functions.

This can be an effective way to reduce power supply current in cases such as the following:

- When a high-speed clock is required for the on-chip peripheral functions, but the CPU processing performance can be lowered.
- When a high CPU processing performance is required only for a specific period; otherwise low-speed processing is OK.
- As a substitute for HALT mode (when it is OK to take some time to recover from HALT)

Figure 3-2 shows the relationship between the frequency and power supply current when the CPU clock (fCPU) selection is changed by setting the CK3 to CK0 bits of the PCC register when fXX is 20 MHz.

**Figure 3-2. Relationship Between CPU Clock and Power Supply Current (V850ES/JE3-L)**

![Graph showing the relationship between CPU clock fCPU and power supply current I DD](image)

**Remark** The power supply current is the value under conditions of V DD = EVDD = 3.3 V and T A = 25°C, with all peripheral functions stopped, and when all instructions are executed repeatedly in normal operation mode.
(2) Processor clock control register (PCC)

This register is used to select the CPU clock (fCPU) and internal system clock (fCLK). The power supply current can be reduced by selecting a low-speed CPU clock.

For details about the PCC register, see the user’s manual of the V850ES/Jx3-L product used.

The PCC register is a special register. Data can be written to this register only in a combination of specific sequences.

Reset sets this register to 03H.

<table>
<thead>
<tr>
<th>Table 3-1. PCC Register Format</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCC</td>
</tr>
<tr>
<td>-----</td>
</tr>
<tr>
<td>07</td>
</tr>
<tr>
<td>06</td>
</tr>
<tr>
<td>05</td>
</tr>
<tr>
<td>04</td>
</tr>
<tr>
<td>03</td>
</tr>
<tr>
<td>02</td>
</tr>
<tr>
<td>01</td>
</tr>
<tr>
<td>00</td>
</tr>
</tbody>
</table>

Remark  The CPU clock (fCPU) is used as the CPU operating clock.

The internal system clock (fCLK) is used as the operating clock of the interrupt controller, internal ROM, internal RAM, DMA function, and bus control function.
3.1.2 PLL function

Two clock modes can be selected in the V850ES/Jx3-L: clock-through mode, in which the main clock oscillation frequency (fx) is used unchanged as the main clock frequency (fXX); and PLL mode, in which the PLL function is used to multiply the main clock oscillation frequency (fx) by 4. The power supply current can be reduced by stopping the PLL and operating the system in clock-through mode. The main clock oscillation frequency (fx) and main clock frequency (fXX) that can be used are as follows.

Table 3-2. Relationship Between Usable Main Clock Oscillation Frequency (fx) and Main Clock Frequency (fXX)

| µPD70F3735, µPD70F3736, µPD70F3737, µPD70F3738, µPD70F3797, µPD70F3798, µPD70F3799, µPD70F3800, µPD70F3801, µPD70F3802, µPD70F3803, µPD70F3804, µPD70F3838, µPD70F3839, µPD70F3805, µPD70F3806, µPD70F3807, µPD70F3808, µPD70F3840 |
|---|---|---|
| Clock Mode | Main Clock Oscillation Frequency (fx) | Main Clock Frequency (fXX) |
| Clock-through mode | 2.5 to 10 MHz | 2.5 to 10 MHz |
| PLL mode | 2.5 to 5 MHz | 10 to 20 MHz |

| µPD70F3792, µPD70F3793, µPD70F3841, µPD70F3842 |
|---|---|---|
| Clock Mode | Main Clock Oscillation Frequency (fx) | Main Clock Frequency (fXX) |
| Clock-through mode | 2.5 to 10 MHz | 1.25 to 10 MHz |
| PLL mode | 2.5 to 5 MHz | 10 to 20 MHz |

(1) Function details

The PLLCTL register can be used to select whether the PLL operates or is stopped, and whether the clock mode is clock-through mode or PLL mode. A PLL lockup time (set by the PLLS register) is required when shifting from the PLL stopped state to the PLL operating state.

After reset is released, the PLL is in the operating state and the clock mode is clock-through mode. To operate the system in the PLL mode, therefore, the PLL mode must be set (PLLCTL.SELPLL bit = 1). When not using the PLL, the power supply current can be reduced by stopping the PLL (PLLCTL.PLLON bit = 0).

Operating in clock-through mode can be an effective way to reduce power supply current in cases such as the following:

- When the system, including the peripheral functions, can always operate at 10 MHz or lower.
- When a high CPU processing performance is required only for a specific period; otherwise low-speed processing is OK. Also, if the peripheral functions can be stopped/re-set when the clock mode switches between PLL mode and clock-through mode.

There are two ways to switch from PLL mode to clock-through mode: switching to clock-through mode (PLLCTL.SELPLL bit = 0) with the PLL operating (PLLCTL.PLLON bit = 1), and switching with it stopped (PLLCTL.PLLON = 0). Once the PLL is stopped, a PLL lockup time (400 µs or longer) is required when shifting to the PLL operating state. However, by leaving the PLL stopped when it is not being used, the power supply current can be reduced by about 1 mA. Figure 3-3 shows a diagram of the status transitions between the clock-through mode and the PLL mode.
Figure 3-3. Diagram of Status Transitions Between Clock-Through Mode and PLL Mode

Clock-through mode
(PLL operates)

PLLCTL.SELPLL bit = 1
PLLCTL.PLLON bit = 0

PLL mode
(PLL operates)

PLLCTL.PLLON bit = 0

PLLCTL.PLLON bit = 1

Wait for PLL lockup time
(at least 400 μs)\textsuperscript{Note}

PLLCTL.PLLON bit = 0
(SELPLL bit cleared to 0)

Clock-through mode
(PLL stopped)

Note Set the PLLS register in accordance with the main clock oscillation frequency so that the PLL lockup time is 400 μs or longer.

(2) PLL control register (PLLCTL)

This register is used to select the PLL operation and PLL mode. The power supply current can be reduced by stopping the PLL and operating in clock-through mode.

For details about the PLLCTL register, see the user’s manual of the V850ES/Jx3-L product used.

Reset sets this register to 01H.

Table 3-3. PLLCTL Register Format

<table>
<thead>
<tr>
<th>PLLCTL</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>PLLCTL</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>SELPLL</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>SELPLL</th>
<th>Operating clock selection</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Clock-through mode (initial value)</td>
</tr>
<tr>
<td>1</td>
<td>PLL mode</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>PLLON</th>
<th>PLL operation stop</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>PLL stopped</td>
</tr>
<tr>
<td>1</td>
<td>PLL operating (PLL lockup time required)</td>
</tr>
</tbody>
</table>
(3) **PLL lockup time specification register (PLLS)**

This register is used to select the PLL lockup time required after the PLLCTL.PLLON bit is set to 1.

For details about the PLLS register, see the user’s manual of the V850ES/Jx3-L product used.

Reset sets this register to 03H.

<table>
<thead>
<tr>
<th>Table 3-4. PLLS Register Format</th>
</tr>
</thead>
<tbody>
<tr>
<td>PLLS</td>
</tr>
<tr>
<td>PLLS1</td>
</tr>
<tr>
<td>0</td>
</tr>
<tr>
<td>0</td>
</tr>
<tr>
<td>1</td>
</tr>
<tr>
<td>1</td>
</tr>
</tbody>
</table>

**Remarks**

1. Set this register so that the lockup time is 400 μs or longer.
2. Do not change the setting of the PLLS register during the lockup period.

(4) **Lock register (LOCKR)**

This register indicates the stabilization state of the PLL frequency. When setting the system to PLL mode (PLLCTL.SELPLL bit = 1), the LOCKR.LOCK bit must first be cleared to 0.

For details about the LOCKR register, see the user’s manual of the V850ES/Jx3-L product used.

Reset sets this register to 01H. After the oscillation stabilization time has elapsed following reset release, LOCKR is cleared to 00H.

<table>
<thead>
<tr>
<th>Table 3-5. LOCKR Register Format</th>
</tr>
</thead>
<tbody>
<tr>
<td>LOCKR</td>
</tr>
<tr>
<td>LOCK</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>LOCK</th>
<th>PLL lock state indication</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Locked (initial value set after the oscillation stabilization time has elapsed following reset release)</td>
</tr>
<tr>
<td>1</td>
<td>Unlocked</td>
</tr>
</tbody>
</table>

**Set conditions:**
- Upon system reset (set to 01H by reset and cleared to 00H after oscillation stabilization time elapses following reset release)
- In IDLE2 or STOP mode
- Upon setting of PLL stop (clearing the PLLCTL.PLLON bit to 0)
- When the CPU operates on subclock and main clock is stopped (when the PCC.CK3 bit is set to 1 and then the PCC.MCK bit is set to 1)

**Clear conditions:**
- When the oscillation stabilization time (specified by the option byte) elapses following reset release
- When the oscillation stabilization time (specified by the OSTS register) elapses after exiting IDLE2 or STOP mode (or when IDLE2 or STOP mode is entered while the PLL is operating)
- After the PLL lockup time (specified by PLLS) elapses when the PLLCTL.PLLON bit is set to 1
3.1.3 Internal oscillator

In the V850ES/Jx3-L, the clock of the internal oscillator can be selected as the clock for watchdog timer 2, timer M, and the clock monitor.

When not using these functions, or when not using the internal oscillator’s clock for watchdog timer 2 and timer M, the power consumption can be reduced by stopping the internal oscillator.

(1) Function details

The internal oscillator starts operating after reset release. At this time, watchdog timer 2 starts operating on the internal oscillation clock (fR). When not using watchdog timer 2, stop both the internal oscillator and watchdog timer 2. Also, when operating watchdog timer 2 on another clock (main clock/subclock), stop the internal oscillator after switching the clock. By stopping the internal oscillator, the power supply current can be reduced by about 2 to 5 μA.

The power supply current can be reduced by stopping the internal oscillator in cases such as the following:
- When not using watchdog timer 2 and the clock monitor
- When operating watchdog timer 2 on the main clock or subclock and at the same time not using the clock monitor

(2) Internal oscillation mode register (RCM)

This register is used to oscillate and stop the internal oscillator.

For details about the RCM register, see the user’s manual of the V850ES/Jx3-L product used.

Reset sets this register to 00H.

<table>
<thead>
<tr>
<th>Table 3-6. RCM Register Format</th>
</tr>
</thead>
<tbody>
<tr>
<td>RCM</td>
</tr>
<tr>
<td>-------</td>
</tr>
<tr>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>RSTOP</th>
<th>Oscillation/stop of internal oscillator</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Oscillate internal oscillator</td>
</tr>
<tr>
<td>1</td>
<td>Stop internal oscillator</td>
</tr>
</tbody>
</table>
3.1.4 Function to supply/stop clock to peripheral functions

In the V850ES/Jx3-L, the peripheral functions can be operated and stopped by software. The power supply current can be reduced by stopping the operation of peripheral functions not being used.

(1) Function details

The following peripheral functions of the V850ES/Jx3-L can be operated and stopped by using software. After reset is released, the peripheral functions are in the stopped state.

- Timer P (TMP)
- Timer Q (TMQ)
- Timer M (TMM)
- Watch timer
- Real-time counter (RTC)\textsuperscript{Note 1}
- Real-time output function (RTO)
- A/D converter (A/D)
- D/A converter (D/A)
- Asynchronous serial interface A (UARTA)
- Asynchronous serial interface C (UARTC)\textsuperscript{Note 2}
- 3-wire variable length serial I/O (CSIB)
- \textdegree C bus (I2C)
- DMA controller (DMA)
- Clock monitor (CLM)
- Low voltage detector (LVI)

Notes 1. Provided in products other than the \textmu PD70F3735, \textmu PD70F3736, \textmu PD70F3737, and \textmu PD70F3738.

2. Only provided in the \textmu PD70F3792, \textmu PD70F3793, \textmu PD70F3841, and \textmu PD70F3842.
(2) Registers enabling/stopping peripheral function operation

The operation of the peripheral functions can be enabled and stopped by using the following registers and bits.

Table 3-7. Control Registers and Bits Corresponding to Peripheral Functions

<table>
<thead>
<tr>
<th>Peripheral Function</th>
<th>Operation Enable/Stop Control Register</th>
<th>Operation Enable/Stop Control Bit</th>
<th>Stop Setting</th>
</tr>
</thead>
<tbody>
<tr>
<td>TMP</td>
<td>TPnCTL0</td>
<td>TPnCE</td>
<td>0</td>
</tr>
<tr>
<td>TMQ</td>
<td>TQ0CTL0</td>
<td>TQ0CE</td>
<td>0</td>
</tr>
<tr>
<td>TMM</td>
<td>TM0CTL0</td>
<td>TM0CE</td>
<td>0</td>
</tr>
<tr>
<td>Watch timer</td>
<td>WTM</td>
<td>WTM0</td>
<td>0</td>
</tr>
<tr>
<td>RTC&lt;sup&gt;Note 1&lt;/sup&gt;</td>
<td>RC1CC1</td>
<td>RTCE</td>
<td>0</td>
</tr>
<tr>
<td>RTO</td>
<td>RTPC0</td>
<td>RTPOE0</td>
<td>0</td>
</tr>
<tr>
<td>A/D</td>
<td>ADA0M0</td>
<td>ADA0CE</td>
<td>0</td>
</tr>
<tr>
<td>D/A</td>
<td>DA0M</td>
<td>DA0CEn</td>
<td>0</td>
</tr>
<tr>
<td>UARTA</td>
<td>UAnCTL0</td>
<td>UAnPWR</td>
<td>0</td>
</tr>
<tr>
<td>UARTC&lt;sup&gt;Note 2&lt;/sup&gt;</td>
<td>UC0CTL0</td>
<td>UC0PWR</td>
<td>0</td>
</tr>
<tr>
<td>CSIB</td>
<td>CBnCTL0</td>
<td>CBnPWR</td>
<td>0</td>
</tr>
<tr>
<td>I&lt;sup&gt;C&lt;/sup&gt;</td>
<td>IICCn</td>
<td>IICEn</td>
<td>0</td>
</tr>
<tr>
<td>DMA</td>
<td>DCHCn</td>
<td>Enn</td>
<td>0</td>
</tr>
<tr>
<td>CLM</td>
<td>CLM</td>
<td>CLME</td>
<td>0</td>
</tr>
<tr>
<td>LVI</td>
<td>LVIM</td>
<td>LVION</td>
<td>0</td>
</tr>
</tbody>
</table>

Notes:
1. Provided in products other than the μPD70F3735, μPD70F3736, μPD70F3737, and μPD70F3738.
2. Only provided in the μPD70F3792, μPD70F3793, μPD70F3841, and μPD70F3842.
3.2 Standby Function

The V850ES/Jx3-L has three operating modes and seven standby modes\(^{\text{Note}}\). The power consumption can be effectively reduced by using the modes in combination and selecting the appropriate mode for the application.

\textbf{Note} The \(\mu\)PD70F3792, \(\mu\)PD70F3793, \(\mu\)PD70F3841, and \(\mu\)PD70F3842 have eight standby modes.

3.2.1 Types of operating and standby modes

The types of operating and standby modes available are shown below.

<table>
<thead>
<tr>
<th>Mode</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Normal operation mode</td>
<td>Mode in which the CPU operates on the main clock.</td>
</tr>
<tr>
<td>HALT mode</td>
<td>Mode in which only the CPU operating clock is stopped.</td>
</tr>
<tr>
<td>IDLE1 mode</td>
<td>Mode in which the operations of all internal circuits except the oscillator, PLL(^{\text{Note 1}}) and flash memory are stopped.</td>
</tr>
<tr>
<td>IDLE2 mode</td>
<td>Mode in which the operations of all internal circuits except the oscillator are stopped. When returning to normal operation mode from IDLE2 mode, regulator, flash memory and PLL setup time (specified by the OSTS register) is required.</td>
</tr>
<tr>
<td>Subclock operation mode</td>
<td>Mode in which the subclock is used as the internal system clock. If the main clock is stopped, oscillation stabilization time set by the program must be secured when returning to normal operation mode.</td>
</tr>
<tr>
<td>Low-voltage subclock operation mode</td>
<td>Mode in which the subclock is used as the internal system clock, and the regulator voltage is lowered. The main clock is stopped.</td>
</tr>
<tr>
<td>Sub-IDLE mode</td>
<td>Mode in which the operations of all internal circuits except the oscillator, PLL(^{\text{Note 1}}) and flash memory are stopped in subclock operation mode.</td>
</tr>
<tr>
<td>Low-voltage sub-IDLE mode</td>
<td>Mode in which the operations of all internal circuits except the flash memory are stopped in low-voltage subclock operation mode.</td>
</tr>
<tr>
<td>STOP mode</td>
<td>Mode in which the operations of all internal circuits except the subclock oscillator are stopped. When returning to normal operation mode, oscillation stabilization time (specified by the OSTS register) is required.</td>
</tr>
<tr>
<td>Low-voltage STOP mode</td>
<td>Mode in which the operations of all internal circuits except the subclock oscillator are stopped, and the regulator voltage is lowered. When returning to normal operation mode, oscillation stabilization time (specified by the OSTS register) is required.</td>
</tr>
<tr>
<td>RTC backup mode(^{\text{Note 2}})</td>
<td>Mode in which all power supplies except for the RTC backup power supply (RVDD) are stopped. This mode is entered from the pre-RTC backup state.</td>
</tr>
</tbody>
</table>

\textbf{Notes} 1. In IDLE1 mode and sub-IDLE mode, the PLL retains the state it was in immediately before the mode was shifted. If PLL operations are not required, the PLL should be stopped to save power. Note that shifting to IDLE2 mode automatically stops the PLL.

2. \(\mu\)PD70F3792, \(\mu\)PD70F3793, \(\mu\)PD70F3841, and \(\mu\)PD70F3842 only
Figure 3-4 shows a mode status transition diagram and Figure 3-5 shows the power supply current in each mode.

**Figure 3-4. Status Transition Diagram**

![Status Transition Diagram](image)

Note: \(\mu PD70F3792, \mu PD70F3793, \mu PD70F3841, \text{and } \mu PD70F3842 \text{ only}

**Figure 3-5. Power Supply Current in Each Mode (V850ES/JG3-L (\(\mu PD70F3793\)))**

![Power Supply Current](image)

Note: \(\mu PD70F3792, \mu PD70F3793, \mu PD70F3841, \mu PD70F3842 \text{ only}

Remark: See Figure 3-4 Status Transition Diagram for the definitions of modes <1> to <13> above.
3.3 A/D Converter

The A/D converter has two main conversion modes: normal conversion mode and high-speed conversion mode, and several sub-modes, such as continuous select mode and continuous scan mode. In these latter modes, A/D conversion continues repeatedly until the conversion operation is stopped by a software setting (ADA0M0.ADA0CE bit = 0). When executing A/D conversion continuously like this, setting the normal conversion mode enables a reduction in the average current.

(1) Function details

In normal conversion mode, once A/D conversion has been enabled (ADA0M0.ADA0CE bit = 1) and after the stabilization time has elapsed, A/D conversion starts and continues for the specified conversion time. After conversion is complete, the A/D converter stops operating and the A/D conversion end interrupt request signal (INTAD) is generated after the specified wait time has elapsed. Because conversion operations are stopped during the wait period, the average current can be reduced. Figure 3-6 shows an operational image of high-speed conversion mode and normal conversion mode.

(2) A/D converter mode register 1 (ADA0M1)

This register is used to specify the conversion time.

For details about the ADA0M1 register, see the user’s manual of the V850ES/Jx3-L product used.

Reset sets this register to 00H.

Table 3-9. ADA0M1 Register Format

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADA0M1</td>
<td>ADA0HS1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>ADA0FR2</td>
<td>ADA0FR1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>ADA0HS1</th>
<th>Specification of normal conversion mode/ high-speed conversion mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Normal conversion mode</td>
</tr>
<tr>
<td>1</td>
<td>High-speed conversion mode</td>
</tr>
</tbody>
</table>

Figure 3-6. Operational Image of High-Speed and Normal Conversion Modes

![Operational Image of High-Speed and Normal Conversion Modes](image-url)
### 3.4 Watch Timer Function and Timer M

The watch timer generates an interrupt request signal (INTWT) at 0.25-second or 0.5-second intervals. By using the watch timer together with timer M (TMM), the frequency of time counting can be significantly reduced, lowering the power supply current. By using this combination, the μPD70F3735, μPD70F3736, μPD70F3737, and μPD70F3738, which do not incorporate an RTC, can reduce the frequency of time counting in the same way as products with an RTC.

#### (1) Function details

When using the watch timer, the time count must be processed by using an interrupt request signal (INTWT). However, by selecting INTWT as the count clock of timer M (TMM) and processing the time count using timer M’s compare match interrupt request signal (INTTM0EQ0), the frequency of processing the time count can be significantly reduced, lowering the power supply current. This is especially effective when the mode is continually switched between sub-IDLE mode and subclock operation mode because only watch-based count operations are executed. Figure 3-7 shows the timing at which the watch timer interrupt request signal (INTWT) and timer M’s compare match interrupt request signal (INTTM0EQ0) are generated.

**Figure 3-7. Timing of Watch Timer Interrupt and Timer M Interrupt**

The timer can continue counting without waking up the CPU for up to 32,767 seconds by masking the watch timer interrupt request signal (INTWT).
(2) TMM0 control register 0 (TM0CTL0)

This register is used to control the TMM0 operations and select the count clock.

For details about the TM0CTL0 register, see the user’s manual of the V850ES/Jx3-L product used.

Reset sets this register to 00H.

Table 3-10. TM0CTL0 Register Format

<table>
<thead>
<tr>
<th>TM0CTL0</th>
<th>TM0CE</th>
<th>TM0CKS2</th>
<th>TM0CKS1</th>
<th>TM0CKS0</th>
<th>Count clock selection</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>fXX</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>fXX/4</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>fXX/64</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>fXX/512</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>INTWT (Set value)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>fn/8</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>fXT</td>
<td></td>
</tr>
</tbody>
</table>
Caution  The data shown in this chapter indicates the results measured under the conditions specified for individual sample devices. These values are for reference only and do not constitute guaranteed values. When designing your device, be sure to observe the ratings specified in the user's manual.

A.1 Operating Frequency vs. Power Supply Current Characteristics (in Normal Operation Mode)

The following figures show how the power supply current changes according to the operating clock frequency variation.

**Figure A1-1. \( I_{DD} \) vs. \( f_{XX} \) Characteristics in V850ES/JC3-L (40-Pin Products)**

**Remark**  The power supply current is the value under conditions of \( V_{DD} = EV_{DD} = 3.3 \) V and \( T_A = 25^\circ C \), with all peripheral functions stopped, and when all instructions are executed repeatedly.
Figure A1-2. IDD vs. fxx Characteristics in V850ES/JC3-L (48-Pin Products)

Remark
The power supply current is the value under conditions of $V_{DD} = EV_{DD} = 3.3\ V$ and $T_A = 25^\circ\ C$, with all peripheral functions stopped, and when all instructions are executed repeatedly.

Figure A1-3. IDD vs. fxx Characteristics in V850ES/JE3-L

Remark
The power supply current is the value under conditions of $V_{DD} = EV_{DD} = 3.3\ V$ and $T_A = 25^\circ\ C$, with all peripheral functions stopped, and when all instructions are executed repeatedly.
Figure A1-4. \( I_{DD} \) vs. \( f_{XX} \) Characteristics in V850ES/JF3-L

\[ \mu \text{PD70F3735, } \mu \text{PD70F3736} \]

\( I_{DD} \) vs. \( f_{xx} \)

Normal operation mode

Remark: The power supply current is the value under conditions of \( V_{DD} = EV_{DD} = 3.3 \text{ V} \) and \( T_A = 25^\circ \text{C} \), with all peripheral functions stopped, and when all instructions are executed repeatedly.

Figure A1-5. \( I_{DD} \) vs. \( f_{XX} \) Characteristics in V850ES/JG3-L (1/3)

\[ \mu \text{PD70F3737, } \mu \text{PD70F3738} \]

\( I_{DD} \) vs. \( f_{xx} \)

Normal operation mode

Remark: The power supply current is the value under conditions of \( V_{DD} = EV_{DD} = 3.3 \text{ V} \) and \( T_A = 25^\circ \text{C} \), with all peripheral functions stopped, and when all instructions are executed repeatedly.
Figure A1-6. $I_{DD}$ vs. $f_{XX}$ Characteristics in V850ES/JG3-L (2/3)

**μPD70F3792, μPD70F3793**

$I_{DD}$ vs. $f_{XX}$

Normal operation mode

Remark: The power supply current is the value under conditions of $V_{DD} = E_{DD} = R_{DD} = 3.3$ V and $T_A = 25^\circ$C, with all peripheral functions stopped, and when all instructions are executed repeatedly.

Figure A1-7. $I_{DD}$ vs. $f_{XX}$ Characteristics in V850ES/JG3-L (3/3)

**μPD70F3841, μPD70F3842**

$I_{DD}$ vs. $f_{XX}$

Normal operation mode

Remark: The power supply current is the value under conditions of $V_{DD} = E_{DD} = R_{DD} = 3.3$ V and $T_A = 25^\circ$C, with all peripheral functions stopped, and when all instructions are executed repeatedly.
A.2 Operating Ambient Temperature vs. Power Supply Current Characteristics

The following figures show how the power supply current changes according to the operating ambient temperature variation.

**Figure A2-1. \( I_{DD} \) vs. \( T_A \) Characteristics in V850ES/JC3-L (40-Pin Products)**

Remark: The power supply current is the value under conditions of \( V_{DD} = EV_{DD} = 3.3 \) V, with all peripheral functions stopped. In low-voltage STOP mode, this is the value when the subclock is not being used.
Figure A2-2. IDD vs. TA Characteristics in V850ES/JC3-L (48-Pin Products)

**Remark**  The power supply current is the value under conditions of $V_{DD} = E_{VDD} = 3.3$ V, with all peripheral functions stopped. In low-voltage STOP mode, this is the value when the subclock is not being used.
Figure A2-3. $I_{DD}$ vs. $TA$ Characteristics in V850ES/JE3-L

$\mu$PD70F3805, $\mu$PD70F3806, $\mu$PD70F3807, $\mu$PD70F3808, $\mu$PD70F3840

$I_{DD}$ vs. $TA$

$f_X = 5 \text{ MHz}, f_{XT} = 32.768 \text{ kHz}$

### Remark

The power supply current is the value under conditions of $V_{DD} = EV_{DD} = 3.3 \text{ V}$, with all peripheral functions stopped. In low-voltage STOP mode, this is the value when the subclock is not being used.
Figure A2-4.  \( I_{DD} \) vs. \( T_A \) Characteristics in V850ES/JF3-L

\mu P70F3735, \mu P70F3736

\( I_{DD} \) vs. \( T_A \)
\( f_X = 5 \text{ MHz}, f_{XT} = 32.768 \text{ kHz} \)

<table>
<thead>
<tr>
<th>Power supply current ( I_{DD} ) [mA]</th>
<th>Operating ambient temperature ( T_A ) [°C]</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.0001</td>
<td>-40</td>
</tr>
<tr>
<td>0.001</td>
<td>-20</td>
</tr>
<tr>
<td>0.1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>20</td>
</tr>
<tr>
<td>10</td>
<td>40</td>
</tr>
<tr>
<td>100</td>
<td>60</td>
</tr>
<tr>
<td>1000</td>
<td>80</td>
</tr>
</tbody>
</table>

**Remark**

The power supply current is the value under conditions of \( V_{DD} = EV_{DD} = 3.3 \text{ V} \), with all peripheral functions stopped. In low-voltage STOP mode, this is the value when the subclock is not being used.
Figure A2-5. $I_{DD}$ vs. $T_A$ Characteristics in V850ES/JG3-L (1/3)

Remark

The power supply current is the value under conditions of $V_{DD} = EV_{DD} = 3.3$ V, with all peripheral functions stopped. In low-voltage STOP mode, this is the value when the subclock is not being used.
Figure A2-6.  $I_{DD}$ vs. $T_A$ Characteristics in V850ES/JG3-L (2/3)

μPD70F3792, μPD70F3793

$I_{DD}$ vs. $T_A$

$f_{XT} = 5$ MHz, $f_{XT} = 32.768$ kHz

<table>
<thead>
<tr>
<th>Power supply current $I_{DD}$ [mA]</th>
<th>Operating ambient temperature $T_A$ [°C]</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.0001</td>
<td>-40</td>
</tr>
<tr>
<td>0.001</td>
<td>-20</td>
</tr>
<tr>
<td>0.01</td>
<td>0</td>
</tr>
<tr>
<td>0.1</td>
<td>20</td>
</tr>
<tr>
<td>1</td>
<td>40</td>
</tr>
<tr>
<td>10</td>
<td>60</td>
</tr>
<tr>
<td>100</td>
<td>80</td>
</tr>
</tbody>
</table>

Remark: The power supply current is the value under conditions of $V_{DD} = EV_{DD} = RV_{DD} = 3.3$ V, with all peripheral functions stopped. In low-voltage STOP mode, this is the value when the subclock is not being used.
Figure A2-7. \( I_{DD} \) vs. \( T_A \) Characteristics in V850ES/JG3-L (3/3)

\[ \mu PD70F3841, \mu PD70F3842 \]

\[ I_{DD} \text{ vs. } T_A \]

\( f_X = 5 \text{ MHz}, f_{XT} = 32.768 \text{ kHz} \)

<table>
<thead>
<tr>
<th>Power supply current ( I_{DD} ) [mA]</th>
<th>Operating ambient temperature ( T_A ) [°C]</th>
</tr>
</thead>
<tbody>
<tr>
<td>100</td>
<td>-40</td>
</tr>
<tr>
<td>10</td>
<td>-20</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0.1</td>
<td>20</td>
</tr>
<tr>
<td>0.01</td>
<td>40</td>
</tr>
<tr>
<td>0.001</td>
<td>60</td>
</tr>
<tr>
<td>0.0001</td>
<td>80</td>
</tr>
</tbody>
</table>

**Remark**

The power supply current is the value under conditions of \( V_{DD} = EV_{DD} = RV_{DD} = 3.3 \text{ V} \), with all peripheral functions stopped. In low-voltage STOP mode, this is the value when the subclock is not being used.
A.3 Power Supply Voltage vs. Power Supply Current Characteristics

The following figures show how the power supply current changes according to the power supply voltage variation.

**Figure A3-1. $I_{DD}$ vs. $V_{DD}$ Characteristics in V850ES/JC3-L (40-Pin Products)**

- $I_{DD}$ vs. $V_{DD}$
- $f_X = 5$ MHz, $f_{XT} = 32.768$ kHz
- $\mu$PD70F3797, $\mu$PD70F3798, $\mu$PD70F3799, $\mu$PD70F3800, $\mu$PD70F3838
- $V_{DD} = E_{VDD}$ and $T_A = 25^\circ$C, with all peripheral functions stopped.
- In low-voltage STOP mode, this is the value when the subclock is not being used.

**Remark**

The power supply current is the value under conditions of $V_{DD} = E_{VDD}$ and $T_A = 25^\circ$C, with all peripheral functions stopped. In low-voltage STOP mode, this is the value when the subclock is not being used.
Figure A3-2.  $I_{DD}$ vs. $V_{DD}$ Characteristics in V850ES/JC3-L (48-Pin Products)

$\mu$PD70F3801, $\mu$PD70F3802, $\mu$PD70F3803,  
$\mu$PD70F3804, $\mu$PD70F3839

$I_{DD}$ vs. $V_{DD}$  
$f_{X} = 5 \text{ MHz}, f_{XT} = 32.768 \text{ kHz}$

<table>
<thead>
<tr>
<th>Power supply voltage $V_{DD}$ [V]</th>
<th>Power supply current $I_{DD}$ [mA]</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0</td>
<td>0.001</td>
</tr>
<tr>
<td>1.5</td>
<td>0.01</td>
</tr>
<tr>
<td>2.0</td>
<td>0.1</td>
</tr>
<tr>
<td>2.5</td>
<td>1.0</td>
</tr>
<tr>
<td>3.0</td>
<td>10.0</td>
</tr>
<tr>
<td>3.5</td>
<td>100.0</td>
</tr>
<tr>
<td>4.0</td>
<td>1000.0</td>
</tr>
</tbody>
</table>

**Remark**  The power supply current is the value under conditions of $V_{DD} = EV_{DD}$ and $T_A = 25^\circ C$, with all peripheral functions stopped. In low-voltage STOP mode, this is the value when the subclock is not being used.
Figure A3-3. $I_{DD}$ vs. $V_{DD}$ Characteristics in V850ES/JE3-L

### Remark
The power supply current is the value under conditions of $V_{DD} = EV_{DD}$ and $T_A = 25^\circ C$, with all peripheral functions stopped. In low-voltage STOP mode, this is the value when the subclock is not being used.
Figure A3-4. $I_{DD}$ vs. $V_{DD}$ Characteristics in V850ES/JF3-L

μPD70F3735, μPD70F3736

$I_{DD}$ vs. $V_{DD}$

$\nu = 5 \text{ MHz}, \nu_{XT} = 32.768 \text{ kHz}$

Remark

The power supply current is the value under conditions of $V_{DD} = EV_{DD}$ and $T_A = 25^\circ C$, with all peripheral functions stopped. In low-voltage STOP mode, this is the value when the subclock is not being used.
Figure A3-5. $I_{DD}$ vs. $V_{DD}$ Characteristics in V850ES/JG3-L (1/3)

μPD70F3737, μPD70F3738

$I_{DD}$ vs. $V_{DD}$

$f_x = 5$ MHz, $f_{XT} = 32.768$ kHz

Remark
The power supply current is the value under conditions of $V_{DD} = EV_{DD}$ and $T_A = 25^\circ C$, with all peripheral functions stopped. In low-voltage STOP mode, this is the value when the subclock is not being used.
Figure A3-6.  $I_{DD}$ vs. $V_{DD}$ Characteristics in V850ES/JG3-L (2/3)

μPD70F3792, μPD70F3793

$I_{DD}$ vs. $V_{DD}$

$f_{X} = 5$ MHz, $f_{XT} = 32.768$ kHz

<table>
<thead>
<tr>
<th>Power supply voltage $V_{DD}$ [V]</th>
<th>Power supply current $I_{DD}$ [mA]</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>100</td>
</tr>
<tr>
<td>1.5</td>
<td>10</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2.5</td>
<td>0.1</td>
</tr>
<tr>
<td>3</td>
<td>0.01</td>
</tr>
<tr>
<td>3.5</td>
<td>0.001</td>
</tr>
<tr>
<td>4</td>
<td>0.0001</td>
</tr>
</tbody>
</table>

Remark  The power supply current is the value under conditions of $V_{DD} = EV_{DD} = RV_{DD}$ and $T_{A} = 25^\circ$C, with all peripheral functions stopped. In low-voltage STOP mode, this is the value when the subclock is not being used.
Figure A3-7. $I_{DD}$ vs. $V_{DD}$ Characteristics in V850ES/JG3-L (3/3)

Remark: The power supply current is the value under conditions of $V_{DD} = EV_{DD} = RV_{DD}$ and $T_A = 25^\circ C$, with all peripheral functions stopped. In low-voltage STOP mode, this is the value when the subclock is not being used.
Website and Support

- Renesas Electronics Website
  http://www.renesas.com/

- Inquiries
  http://www.renesas.com/inquiry
Revision Record

<table>
<thead>
<tr>
<th>Rev.</th>
<th>Date</th>
<th>Page</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.00</td>
<td>Mar. 28, 2011</td>
<td>—</td>
<td>First edition issued</td>
</tr>
</tbody>
</table>

All trademarks and registered trademarks are the property of their respective owners.
NOTES FOR CMOS DEVICES

(1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).

(2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

(3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

(4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

(5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

(6) INPUT OF SIGNAL DURING POWER OFF STATE: Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.
Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.

2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No licenses, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.

4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.

5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.

6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors or omissions from the information included herein.

7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depend on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall have no liability for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics.

8. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depend on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall have no liability for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics.

9. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.

10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.

12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Renesas Electronics Corporation

SALES OFFICES

Renesas Electronics Corporation

Refer to "http://www.renesas.com" for the latest and detailed information.

Renesas Electronics America Inc.
2890 South Boulevard Santa Clara, CA 95050-2554, U.S.A.
Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited
1701 Nicholson Road Newmarket, Ontario L3Y 9C3, Canada
Tel: +1-905-939-5411, Fax: +1-905-939-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Boosey End, Buckinghamshire, SL8 5FH, UK
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Canada Limited
7th Floor, Quantum Plaza, No.27 ZhChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-6235-1113, Fax: +86-10-6235-7671

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZA Center, No.1233 Lupu Road, Pudong District, Shanghai 200120, China
Tel: +86-21-5877-1818, Fax: +86-21-6877-7858 / -7898

Renesas Electronics Hong Kong Limited
12/F, 233-235, Hing Fong Centre, 233-235, Hing Fong Street, Kowloon, Hong Kong
Tel: +852-3182-3888, Fax: +852-3182-9718

Renesas Electronics Taiwan Co., Ltd.
5F, No. 363 Fu Shing North Road Taipei, Taiwan
Tel: +886-2-2817-9500, Fax: +886-2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
1 HarbourFront Centre, #05-10, Keppel Bay Tower, Singapore 098932
Tel: +65-6213-0220, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn. Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +603-7955-8300, Fax: +603-7955-8510

Renesas Electronics Korea Co., Ltd.
11F, Samil Building Bldg., 230-2 Yongsan-Dong, Yongsan-Gu, Seoul 135-080, Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5141

© 2011 Renesas Electronics Corporation. All rights reserved.

Colophon 1.0