Introduction

This design is a configurable remote control infrared receiver and decoder. It also performs address and command comparison, and provides a matching true indicator. It is designed compliant with the NEC protocol, and can be configured for any 8-bit address and remote control command. The NEC protocol uses “pulse distance” encoding of the bits. Each pulse is a 560µs long pulse burst with 38kHz carrier (about 21 periods). A logic "1" takes 2.25ms to transmit, while a logic "0" is only half of that, being 1.125ms. The typical carrier duty-cycle is 1/4 or 1/3 for optimum range and power considerations. Figure 1 shows a typical pulse train of the NEC protocol. LSB is transmitted first. A message is started by a 9ms AGC burst, which is used to set the gain of some IR receivers that might require it. This AGC burst is then followed by a 4.5ms space, which is then followed by the Address and Command.

Address and Command are transmitted twice. The second time all bits are inverted and can be used for verification of the received message (redundancy). The total transmission time is constant because every bit is repeated with its inverted length. The range of addresses and commands can be extended to 16bits each by not using the inverted values (Extended protocol). A command is transmitted only once, even when the key on the remote control remains pressed. Every 110ms a repeat code is transmitted for as long as the key remains pressed. This repeat code is simply a 9ms AGC pulse followed by a 2.25ms space and a 560µs burst. More information on the protocol is available at:

Figure 1. NEC protocol

Figure 2. Extended NEC protocol
In this design implementation we convert a serial input data stream to parallel, and then compare the values against stored addresses and commands. To convert input data from serial to parallel we need to first extract the clock signal, enable signal conversion, and then the data.

**IR Receiver Circuit Design**

As can be seen in Figure 3, to prepare data for conversion one DFF, two 3-bit LUT, two 2-bit LUTs, three CNT/DLYs, one P DLY, RC OSC, POR, three PINs were used.

Data start is detected by using components connected in the following sequence: 2-bit LUT1 and CNT1/DLY1 detect 9ms from signal sequence, while 2-bit LUT2 and CNT2/DLY2/FSM0 detect an additional 4.5ms from signal sequence.

Clock signal (CLOCK_OUT) is generated by: 3-bit LUT0, CNT3/DLY3/FSM1 and 3-bit LUT3 (uniting the result of start sequence: 9ms and 4.5ms) followed by P DLY (a small filter block to avoid glitches). Enable signal (nCSB_OUT) is generated by the components that detect start signal and DFF4. As can be seen in Figure 4, the complete IR receiver requires additional components such as: one SPI, three DCMP/PWMs, two DFFs, two 3-bit LUTs, DFF, Pipe delay, and a TSOP4838 (PIN diode/preamp, demodulator module).

The input data stream is converted from serial to parallel by using SPI block, and the output values are compared with predetermined (configurable) stored values using DCMP0, DCMP1, and DCMP2. DCMP0 and DCMP2 perform address comparison and the combination of 3-bit LUT1 and DFF5 stores the address comparison result. DCMP1 performs command comparison and the combination of 3-bit LUT2 and Pipe delay stores the command comparison result.

**IR Receiver Circuit Analysis**

When this device is turned on the OUT (PIN 7) in Figure 4 is set LOW, IR_IN (PIN 12) – HIGH, CLOCK_OUT (PIN 5) – LOW and OUT_LATCH_EN (PIN 3) – as defined by user. To enable device operation, OUT_LATCH_EN has to be kept HIGH. When the button on the remote control is pressed, the data stream will appear on IR_IN (PIN 12). Then the sequence is decoded by the device and if the address and command match the stored values, the OUT (PIN 7) will go HIGH. If the address and command do not both match – OUT (PIN 7) will stay LOW. If PIN 3 (OUT_LATCH_EN) is LOW, the saved result is cleared. The functionality waveforms that describe the device operation are shown in Figures 5, 6, 7 and 8.

![Figure 3. Preparing Data for Conversion](image-url)
Figure 4. SLG46140V IR Receiver Circuit

Figure 5. Conversion of the data stream from Serial to Parallel
Channel 1 (yellow/top line) – PIN#14 (nCSB_OUT); Channel 2 (light blue/2nd line) – PIN#5 (CLOCK_OUT); Channel 3 (magenta/bottom line) – PIN#12 (IR_IN)
Remote Control IR Receiver / Decoder

Figure 6. IR Receiver Bit Sequence
Channel 1 (yellow/top line) – PIN#7 (OUT) ; Channel 2 (light blue/2nd line) – PIN#5 (CLOCK_OUT); Channel 3 (magenta/bottom line) – PIN#12 (IR_IN)

Figure 7. Address and Command match
Channel 1 (yellow/top line) – PIN#7 (OUT) ; Channel 2 (light blue/2nd line) – PIN#5 (CLOCK_OUT)
Channel 3 (magenta/bottom line) – PIN#12 (IR_IN)
Remote Control IR Receiver / Decoder

SLG46620 Implementation

A typical IR receiver application circuit with implementation of the SLG46140V GreenPAK™ IC is shown in Figure 9. Alternatively, an SLG46620V IC (GreenPAK4) can also be used in this application. In that case, the IR receiver would require both SLG46620V matrixes with its components shown in Figure 10.

Figure 8. Command NOT matching
Channel 1 (yellow/top line) – PIN#7 (OUT); Channel 2 (light blue/2nd line) – PIN#5 (CLOCK_OUT);
Channel 3 (magenta/bottom line) – PIN#12 (IR_IN)

Figure 9. IR Receiver Typical Application Circuit
Conclusion

A remote control IR receiver, decoder, and comparator can be easily implemented using a GreenPAK4. It is a very useful solution when mostly just one configurable address and command are needed. It features low power consumption, and few external components needed.

Figure 10. IR Receiver Circuit Design: SLG46620V Matrix 0 and Matrix 1
IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas’ products are provided only subject to Renesas’ Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

Corporate Headquarters
TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information
For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks
Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.